EUROPRACTICE IC SERVICE
ASIC DESIGN AND MANUFACTURING FOR INDUSTRY AND ACADEMIA

EUROPRACTICE was launched by the European Commission in 1989 to help companies improve their competitive position in world markets by adopting ASIC, Multi-Chip Module or Microsystems solutions in the products they manufacture. The program helps to reduce the perceived risks and costs associated with these technologies by offering potential users a range of services, including initial advice and ongoing support, reduced entry costs and a clear route to chip manufacture and product supply. The ultimate goal of EUROPRACTICE is to enhance European industrial competitiveness in the global marketplace. Their services are open to industrial companies (especially SMEs), research institutes and academic users.

SERVICES OFFERED TO EUROPEAN ACADEMIC INSTITUTIONS:

Since its creation, EUROPRACTICE has bridged the gap between academia and industry in the high-tech world by offering more than 600 European universities and research institutes affordable access to the latest IC (Integrated Circuits) design tools and technologies. This is reflected in the training provided by universities from which the best IC design engineers emerge, essential for the SMEs innovation in new IC products.

- Affordable access to industry-standard and state-of-the-art CAD tools
- Distribution and full support of high-quality cell libraries and design kits for the most popular CAD tools
- Low-cost prototyping in various technologies (both ASIC and More than Moore) via MPW runs
- Training courses in advanced design flows

IC SERVICES OFFERED TO THE GLOBAL INDUSTRY:

EUROPRACTICE also offers industry worldwide access to microelectronic and microsystem design services, MPW prototyping, small volume production, packaging and test operations. Note, this does not include access to design tools. Industry from all over the world have rapidly discovered the benefits of using the EUROPRACTICE IC service to help bring new product designs to market quickly and cost-effectively. The EUROPRACTICE ASIC route supports especially those companies who do not always need the full range of services or high production volumes. Those companies will gain from the flexible access to silicon prototype and production capacity at leading foundries, design services, high quality support and manufacturing expertise. This you can get all from EUROPRACTICE IC service, a service that is already established for 20 years in the market.

THE EUROPRACTICE SERVICES ARE OFFERED BY THE FOLLOWING CENTERS:

- imec, Leuven (Belgium)
- Fraunhofer-Institut für Integrierte Schaltungen (Fraunhofer IIS), Erlangen (Germany)
- STFC Rutherford Appleton Laboratory (United Kingdom)
Dear colleagues and friends,

2017 was a busy year with a record-number of designs taped out through our Europractice service. We realized a total of 614 tape-outs in a wide range of technologies with 70% of the designs submitted by European universities and research institutes with the remaining 30% of the designs from non-European universities (20%) and commercial companies (10%).

The trend of pushing towards smaller technologies continued in 2017, where we realized 7 design tape-outs in the 22nm FDSOI technology from GLOBALFOUNDRIES. Also, the number of designs in Silicon Photonics and MEMS has increased considerably compared to 2016, which is thanks to the high number of designs in the imec Si-photonics technologies (namely 59 designs in total). Finally, many of our foundries improved their portfolio for example with advanced packages such as Wafer Level Chip Scale Package (WLCSP), Flip Chip Bumping, Through Silicon Via (TSV) and soon Fan-Out Wafer-Level packaging (FOWLP). In 2018 and the years to come we will continue to innovate our offering by providing a good mix of different technologies and design tools.

To help ensure that Europe remains competitive in this sector (IP, IC, MEMS, heterogeneous systems) and retain high-value design roles within Europe, it is absolutely necessary that European industry and innovative start-ups have enough high quality well-trained engineers graduating from university. Thanks to the continuously evolving EUROPRACTICE service, more than 600 European universities, research institutes and over 300 small and medium-sized companies are provided with a vital infrastructure. EUROPRACTICE has grown to become an indispensable part of the European research and training landscape and part of the solution to helping Europe remain competitive.

In the recent years, Europractice has launched multiple first-user Stimulation Actions (supported by EU funding). After initial design competitions to stimulate European universities to design a first IC in standard 0.18 µ technology or to start a first IC in an advanced technology (90nm and beyond) this was continued in 2017 with new competitions to stimulate fabrication of Si-Photonics and MEMS designs. In both categories, the 5 winning designs were selected by an Independent Committee and the designs are expected to be fabricated during the course of 2018. Some examples of these selected designs are described further in this report.

We thank the European Commission (DG Connect) for their support. The current EUROPRACTICE 2016 project has been extended till 31 December 2018 and in April this year a new successor project proposal will be submitted to secure the EC funding until 2020 and beyond. This EC funding will ensure that we can continue our commitment to continue the EUROPRACTICE service and to offer our members easy and affordable access to state-of-the-art design tools and to IC technologies.

Last but not least we thank all of you, our customers, universities and research institutes; our technology and design tool suppliers; for supporting our services and we wish you all a successful 2018.

Looking forward to another successful year.

Romano Hoofman (project manager EUROPRACTICE2016) and the entire Europractice team
TABLE OF CONTENTS

Foreword ..............................................................................................................................................................1

Europractice Services: Now Active for more than 25 years .................................................................3
   Now active for more than 25 years ........................................................................................................3
   Affordable access to state-of-the-art cad tools .............................................................................4
   MPW prototyping for customized asics ...............................................................................................5
   MPW prototyping for more-than-moore technologies / Backend operation services ..........6
   From Prototypes To Volume Production .........................................................................................7
   Low cost IC-prototyping .....................................................................................................................8
   Technologies / Supply partners / mini@sic .......................................................................................9
   Training in design tools and technologies ......................................................................................10
   First user stimulation program / Websites EUROPRACTICE-online ........................................11

Results ..................................................................................................................................................................12
   MPW prototyping service ................................................................................................................12

User Stories on Prototyped Designs ........................................................................................................16

Europractice Membership / List Per Country ........................................................................................49
The European Commission has financially supported broker services that offer the European universities, researchers appropriate access to CAD tools, advanced technologies, design kits, IP blocks and training to support their education, prototyping and small volume production. These services have been offered by EUROCHIP (1989-1995) and multiple phases of EUROPRACTICE projects (1995-present) and are widely recognized as world-leading. Currently approximately 600 academia from the EU member States and “extended” Europe are supported by this EUROPRACTICE service funded by the EC. Eligible institutions are currently able to access CAD services and MPW services at discounted prototyping prices.
AFFORDABLE ACCESS TO STATE-OF-THE-ART CAD TOOLS

EUROPRACTICE has negotiated low cost prices with the major CAD vendors world-wide and also with IP and programmable device vendors. Consequently, European academic institutions can purchase EUROPRACTICE licenses of the most advanced EDA/CAD tools for a wide range of electronic system (including IC, MEMS, Photonics, ...) design at affordable prices for education and non-commercial research. The design tools are made available in vendor specific functional bundles that are cost effective, easy to install and are enhanced annually under maintenance contracts to add new functionality. In addition, the EUROPRACTICE service also provides an infrastructure to allow its Members to access EDA/CAD vendor material, such as training material, on a scale which otherwise would not be possible.

The current EUROPRACTICE network of European academic institutions is the largest network in the world having a unique and uniform tool base for electronic system, IC, MEMS and Photonics design. Access to these advanced CAD tools allows them to participate in EC-funded projects, ranging from IP block and component design to complete system design.
In general, foundries are not willing to give access to their fabrication lines to academic institutes and small companies due to the high level of technical support required, unless a high-volume production is guaranteed – which is not the case for university prototype fabrication or SME small volume needs.

Over the last 15 years, leading IC-foundries have recognized that EUROPRACTICE is the ideal partner to offer MPW services to smaller users and academia as EUROPRACTICE is the entity that offers both access and technical support (and the foundry does not need to bother with the large scale of users). Currently, 5 of the 7 foundries have ASIC manufacturing facilities in Europe (namely OnSemi, ams, IHP, X-FAB and GLOBALFOUNDRIES).

The EUROPRACTICE IC Service watches closely not only the evolution in scaling logic CMOS technologies but also the evolution of new add-ons for the standard CMOS technology such as SiGe, RF, SOI, etc. MPW runs in new and/or add-ons in existing technologies will be installed when there is sufficient demand from its users and when financially viable. Over the last 20 years, new technologies have been introduced by EUROPRACTICE (and EUROCHIP 1989-1995) from 3µ to 22nm today.

The EUROPRACTICE-PLUS partners have installed a comprehensive support infrastructure with the following tasks:

1. Negotiating with foundries and cell library vendors to introduce new technologies and associated new or updated technical information (documentation, design kits, cell libraries),

2. Checking new design kits and adapting existing design kits received from the foundry to CAD versions,

3. Completion of NDAs with academics in order to distribute the design kits and libraries (currently more than 4000 NDAs in place),

4. Distribution of design kits and libraries under NDA control,

5. Providing technical support to European Academia for teaching and IC design on the different design flows in the different CAD tools, cell libraries (models, cell information, RAM, ROM, spice parameters, models, …), technologies issues (thickness of layers, specific characteristics, special process information not available in the standard documentation, …), and also checking of their designs before fabrication.
MPW PROTOTYPING FOR MORE-THAN-MOORE TECHNOLOGIES

For several years, EUROPRACTICE has offered CAD tools and MPW runs for discrete MEMS design in MEMSCAP technologies, which include Poly-MUMPs, SOI-MUMPs and piezo-MUMPs. In addition, Teledyne Dalsa MEMS MIDIS technology has also been offered through CMC in Canada as part of the cooperation between the MPW centers worldwide. The Teledyne Dalsa technology can be used for accelerometers, gyroscopes, resonators, inertial sensors or combinations of those. In 2018, it is expected that the MEMS offering will be extended with X-FAB MEMS technologies.

Besides the traditional MEMS technologies, EUROPRACTICE also offer optical photonics technologies (in particular Si-photonics). The MPW service in these technologies at CEA-Leti and IMEC was set-up in ePIXfab, but has been transferred to EUROPRACTICE since 2015. In addition, IHP offers an integrated SiGe-Photonics technology based on their SG25H4 high frequency technology. EUROPRACTICE also offers photonics packaging together with Tyndall National Institute in Ireland. The photonics ecosystem continues to gather momentum attracting new users (both from academia and from industry) and increasing technical scope of the photonics offering via EUROPRACTICE. Research and development continues to be active amongst telecom, datacom and bio-sensing sectors.

All-in-all, this is a significant More-than-Moore portfolio, which complements the ASIC portfolio. The offered MPW services in these selected technologies are set up in the same way as described for the ASICs including technical support, distribution of foundry design kits, etc.

BACKEND OPERATION SERVICES

Standardly, EUROPRACTICE delivers unpackaged untested prototypes. However, EUROPRACTICE offers a low cost, flexible and coordinated packaging service using industrial qualified packaging houses. A wide variety of packages are available ranging from DILs to PGAs and QFNs.

Side by side with world class partners and our long-term agreements, Europractice boosts the deployment of your chip back-end operations activities. This business environment is strengthened by a skilled team of in-house engineers who provide a reliable integrated service, from technical aspects up to logistics and supply chain management. The most relevant companies involved in our semiconductor supply chain are listed below.

- **Foundry partners:** TSMC, UMC, ON Semi, ams, IHP, X-FAB, GLOBALFOUNDRIES, MEMSCAP, imec and CEA-LETI
- **Ceramic assembly partners:** HCM.Systrel, Optocap, Kyocera
- **Plastic assembly partners:** ASE, Kyocera
- **Wafer bumping partner:** Pactech, ASE
- **Test partners:** ASE, Microtest, Delta, RoodMicrotec and Blue test
- **Failure analysis:** Maser Engineering
- **Library partners:** Faraday, ARM, eMemory
After successful ASIC prototyping, the Europractice partners (Fraunhofer IIS and imec) can also provide the customer access to the full production and qualification stage (from low to mid-high volumes).

**Prototype Fabrication**

When all the checks have been performed, the ASIC can be fabricated on one of the MPW’s or on a dedicated mask set. Europractice will take care of the production for the first prototypes of the customer and organize the assembly in ceramic or plastic packages if required. Using their own bench tests, the designer can check the functionality of the ASIC in an early stage.

**Development of a Test Solution**

When the device behaves according to the ASIC specifications, a test solution on an ATE (Automatic Test Equipment) platform is required to deliver electrical screened devices using a volume production test program. The devices can be tested on both wafer level as well on packaged devices. The goal is to reduce the test time and to test the ASIC for manufacturing problems using the ATPG and functional patterns. Europractice will support you during the development of single site test solution as well as with a multi-site test solution when high volume testing is required. Based on the test strategy followed diverse type of implementations can be realized.

**Debug and Characterization**

Before going into production, a characterization test program will check if all the ASIC specifications are met according to the customer expectations. Threshold values are defined for each tested parameter. The software will test all different IP blocks and the results will be verified with the bench test results. A characterization at Low (LT), Room (RT) and High (HT) temperature will be performed on a number of (corner) samples together with statistical analysis (Cp and Cpk) to understand the sensitivity of the design against corner process variations.

**Qualification**

When the silicon is proven to be strong against process variations, the product qualification can start. Europractice can support you through the full qualification process using different kind of qualification flows ranging from Consumer, Industrial, Medical to Space according to the Military, Jede and ESCC standards.... In this stage of the project, qualification boards must be developed for reliability tests and environmental tests.

**Supply Chain Management**

Europractice is responsible for the full supply chain. This highly responsive service takes care of allocating in the shortest time the customer orders during engineering and production phases. Integrated logistics is applied across the partners to accurately achieve the final delivery dates. Customer products are treated internally as projects and followed closely by the imec engineers. Our strong partner’s relations empower us to deal with many of the changing requests of our customers. Europractice therefore acts as an extension of the operational unit of the customers by providing them a unique interface to the key required sub-contractors.

**Yield Improvement**

Europractice can perform yield analysis to determine critical points during the production and suggest the correct solution to maximize the yield. During the qualification of the device on 3 different corner lots, Europractice can support the customer in defining the final parameter windows. Depending on the device sensitivity to process variations, the foundry will use the optimal process flow. During the ramp-up phase, data of hundreds of wafers will be analyzed to check for yield issues related to assembly or wafer production. Europractice is using the well proven tool Examinator™ from Galaxy Semiconductor that enables our engineers to perform fast data and yield analysis studies.
LOW COST IC PROTOTYPING

The cost of producing a new ASIC for a dedicated application within a small market can be high, if directly produced by a commercial foundry. This is largely due to the NRE (Non-Recurring Engineering) overheads associated with design, manufacturing and test. EUROPRACTICE has reduced the NRE, especially for ASIC prototyping, by two techniques:

1. Multi Project Wafer Runs or
2. Multi Level Masks.

MULTI PROJECT WAFER RUNS

By combining several designs from different customers onto one mask set and prototype run, known as Multi Project Wafer (MPW) runs, the high NRE costs of a mask set is shared among the participating customers. Fabrication of prototypes can thus be as low as 5% to 10% of the cost of a full prototyping wafer run. A limited number of tested or untested ASIC prototypes, typically 20-50, are delivered to the customer for evaluation, either as naked dies or as encapsulated devices. Only prototypes from fully qualified wafers are taken to ensure that the chips delivered will function “right first time.”

In order to achieve this, extensive Design Rule and Electrical Rule Checkings are performed on all designs submitted to the Service. EUROPRACTICE is organising about 200 MPW runs per year in various technologies.

MULTI LEVEL MASK SINGLE USER RUNS

Another technique to reduce the high mask costs is called Multi Level Mask (MLM). With this technique the available mask area (20 mm x 20 mm field) is typically divided in four quadrants (4L/R : four layer per reticle) whereby each quadrant is filled with one design layer. As an example: one mask can contain four layers such as nwell, poly, ndiff and active. The total number of masks is thus reduced by a factor of four. By adapting the lithographical procedure it is possible to use one mask four times for the different layers by using the appropriate quadrants. Using this technique the mask costs can be reduced by about 60%.

The advantages of using MLM single user runs are: (i) lower mask costs, (ii) can be started any date and not restricted to scheduled MPW runs, (iii) single user and (iv) customer receives minimal a few wafers, so a few hundreds of prototypes.

This technique is preferred over MPW runs when the chip area becomes large and when the customer wants to get a higher number of prototypes or preserie. When the prototypes are successful, this mask set can be used under certain conditions for low volume production.

This technique is only available for technologies from ON Semiconductor, IHP, TSMC, GLOBALFOUNDRIES and XFAB.
MINI@sic prototyping conditions for universities and research laboratories

In order to stimulate universities and research institutes to prototype their design also in the advanced technologies (such as 90, 65, 40, 28 and 22nm) at affordable costs, Europractice has introduced the concept of mini@sic already since 2003.

That means that Europractice has selected several MPW runs on selected technologies on which universities and research institutes have the opportunity to prototype very small ASIC designs at a highly reduced minimum prototype fee. The minimum charged chip area is highly reduced.

Through the mini@sic concept, the price is reduced considerably. For the most advanced technologies however, the prototyping fee is further reduced through extra funding by the European Commission through the Europractice project (only for European universities and research institutes).

In 2018, Europractice has also added a MICROBLOCK in the 28nm technology from TSMC. The Micro-block size is 1110 x 1110 microns (designed area – pre-shrink), which is available for ~10kEUR. Microblock designs can be placed on any of the 28nm-mini@sic runs. However note that in case of only one microblock there is no commitment that the run will be launched.

TECHNOLOGIES

For 2018, EUROPRACtICE has extended its technology portfolio. Currently, customers can have access to prototype and production fabrication in the following technologies:

- On Semi 0.7µ C07M-D
- On Semi 0.7µ C07M-A
- On Semi 0.35µ C035U
- On Semi 0.35µ C07M-12T100 100V
- On Semi 0.35µ C035-12T80U 80V
- On Semi 0.35µ C035-12T50U 50V
- On Semi 0.35µ C035-12T50U (E) 50V
- On Semi 0.35µ C035-12T25U 3.3/25V
- ONC18MS 0.18µ
- ONC18MS-LL 0.18µ
- ONC18HPA 0.18µ
- ONC18HT 0.18µ 45/70V
- On Semi 0.5µ CMOS EEPROM C5F
- On Semi 0.5µ CMOS EEPROM C5N
- ams 0.35µ CMOS C35B4C3
- ams 0.35µ CMOS C35UPU
- ams 0.35µ HV CMOS H35B4D3
- ams 0.35µ SiGe BiCMOS 5.35D4M5
- ams 0.3µ A30B4S3 4M/4P Low VT
- ams 0.18µ CMOS aC18
- ams 0.18µ HV CMOS aH18
- BARC Diode for ams C35OPTO
- WLSCP for ams C35B4C3
- IHP SG25S2V 0.25µ SiGe:C
- IHP SG25H2S 0.25µ SiGe:C
- IHP SG25H4 0.25µ SiGe:C
- IHP SG25H_EPIC (BiCMOS + photonics)
- IHP SG25 PIC (photonics)
- IHP SG13S 0.13µ SiGe:C
- IHP SG13C 0.13µ SiGe:C
- IHP SG13G2 0.13µ SiGe:C
- IHP BEOL SG25
- IHP BEOL SG13
- X-FAB XH018 0.18µ HV NVM E-Flash
- X-FAB XT018 0.18µ HV SOI
- X-FAB XS018 0.18µ OPTO
- TSMC 0.18 CMOS L/M/S/RF (G)
- TSMC 0.18 CMOS HV BCD Gen2
- TSMC 0.13 CMOS L/M/S/RF (GLP)
- TSMC 90nm CMOS L/M/S/RF (GLP)
- TSMC 65nm CMOS L/M/S/RF (G)
- TSMC 40nm CMOS L/M/S/RF (G)
- TSMC 28nm CMOS HPL/HPC
- TSMC 28nm CMOS RF HPC
- UMC L180 Logic GIl
- UMC L180 MM/MMRF
- UMC L180 Logic LL
- UMC L180 EFLASH Logic GIl
- UMC C1S18 – CONV diode
- UMC C1S18 – ULTRA diode
- UMC L130 Logic
- UMC L130 MM/MMRF
- UMC L110AE Logic/MM/MMRF
- UMC L65N L/MM/MMRF (SP)
- UMC L65N L/MM/MMRF (LL)
- UMC 40N Logic/MM – LP
- UMC 28N Logic/MM – HPC
- GF 130nm LP
- GF 130nm BCDlite
- GF 55nm LP/L/Px NVM/LPx RF
- GF 40nm LP/L/Px RF-mmWave
- GF 28nm SLP/SLP-RF
- GF 22nm FDSOI
- MEMSCAP PolyMUMPs
- MEMSCAP SOIMUMPs
- MEMSCAP PIEZOMUMPS
- ePIXfab-imec SiPhotonics Passives
- ePIXfab-imec SiPhotonics ISIPP50G
- ePIXfab-LETI SiPhotonics Passives + Heater
- Teledyne Dalsa MIDIS
EUROPRACTICE training courses for European universities and Research Institutes are primarily aimed at academic staff and PhD students. Unlike training courses which address single topics or individual design tools, the EUROPRACTICE training courses address a design flow which makes these training courses an efficient way to acquire new knowledge and ideally suited to new PhD students and junior engineers with a need to quickly become productive with a design flow. Since the courses are based on the EUROPRACTICE EDA/CAD tools, PDKs and Technologies, participants will be able to directly apply the techniques learnt on the training course when they return back to their own organisation and make full use of the EUROPRACTICE services/infrastructure in their innovation, research and training.

Courses include a strong element of practical sessions where participants will be able to extensively practice the concepts described in lectures and have access to experts who are able to answer questions about the concepts, design tools or technology process discussed on the course. Where it is known that a design flow is well supported by multiple vendors and/or processes then multiple course variants will be offered that reflect the design tool/process installed base.

Offered training courses follow a “train-the-trainer” philosophy, so that participants can convey the knowledge acquired to colleagues within their own organisation. Training course participants will be provided with course notes (manuals) which they can then keep and refer to at a late date when applying the techniques to their own work.

During 2017 a total of 262 delegates (27 Lecturers, 118 Postgraduate students, 117 Researchers) attended 31 training courses organized by the Europractice partners at 4 locations (yellow dots). The delegates came from 124 Europractice Member Institutions in 29 countries (red dots) as shown above.

Since Europractice Training courses began in April 2014, a total of 665 delegates from 208 Member Institutes in 35 countries have attended 79 training courses making 2564 days of practical training.
FIRST USER STIMULATION PROGRAM

At the end of 2015, a first stimulation action was launched to encourage EUROPRACTICE university members to have an ASIC prototyped for the first time or to move to more advanced technology nodes.

Implementation was proposed as follows:

- To stimulate university members that have not yet prototyped an ASIC. Europractice selected 10 first user applications, who were granted free (excluding assembly) prototyping of a minimum block on a mini@sic run in 0.18u CMOS (UMC, TSMC and ams).
- To stimulate university members that have not yet prototyped an ASIC in a technology of 90nm or below. Europractice selected 10 such first users prototyping of a min. area block of a mini@sic run in 65nm/55nm (TSMC, UMC and GLOBALFOUNDRIES) at a price of €5,000 (excluding assembly).

After the success of this first stimulation action in Europractice, two new ASIC, one MEMS and one Silicon-Photonics Stimulation Actions for FIRST USER European EUROPRACTICE university members were defined as a part of the EUROPRACTICE2016 project funded by the European Commission. Once again, the 10 best designs in the two categories were selected by an Independent expert Committees. These designs are expected to be realized in silicon by the end of 2018.

Overall a total of 98 applications were submitted to 6 First User Stimulation Programmes by 73 universities from 23 countries. These design proposals were and judged by 5 independent expert committees and 50 designs were selected for fabrication.

EUROPRACTICE WEBSITES

The current Europractice service is holding 2 web pages in order to promote the service and to keep all (potential) users updated on new available tools and technologies.

- The EDA / CAD tool web site (www.europractice.stfc.ac.uk) is hosted and maintained by STFC. This page is updated at least twice per week by STFC and contains all the latest information about the design tools, training courses and events
- The IC technology / fabrication web site (www.europractice-ic.com) is hosted and maintained by IMEC and is regularly updated with the latest news on MPW offering, schedule and pricings.
RESULTS

MPW PROTOTYPING SERVICE

Research outside Europe 19.9%
European industry 4.7%
European research institutes 17.8%
European universities 52.6%

Industry outside Europe 5.0%

MPW designs in 2017

- Industry + non-European in research
- Europractice Research
- Europractice Academies
ASICS PROTOTYPED ON MPW RUNS

In 2017, a total of 614 designs have been prototyped, a significant increase compared to 2016, when already a record-high number of 575 designs were noted. 70% of the designs are sent in by European universities and research institutes while the remaining 30% of the designs is accorded for by non-European universities (20%) and commercial companies world-wide (10%).

A GOOD TECHNOLOGY AND GEOMETRY MIX

Year over year a shift towards more advanced technologies can be observed, however in 2017 this trend seems to have stabilized as is shown in the bar graphs. For the advanced technology nodes, the number of designs in 28nm has decreased considerably, while in 65 and 40nm the number of design remains more or less constant. On the good side, it has to be noted that in 2017 Europractice fabricated 7 designs in the 22nm FDSOI technology from GLOBALFOUNDRIES. The 0.18µ / 0.15µ and 0.13µ / 0.11µ technologies still represent almost half of the total designs and even the older nodes such as 0.35µ still remain very popular with more than 100 design.

In addition, the number of designs in Silicon Photonics and MEMS has increased considerably compared to 2016, which is thanks to the high number of designs in the imec Si-photonics technologies (namely 59 designs in total).

Finally, a very good mix of different technologies is being offered through the Europractice prototyping service. The most popular technologies are CMOS logic and RF CMOS, for which the number of fabricated designs represents a bit more than 60%. HV-CMOS and SiGe represent together 25%, while for the More-than-Moore technologies Si-photonics is clearly the most popular one. During the coming years, a special effort will be made to promote and boost the MEMS fabrication services.
EUROPRACTICE MPW PROTOTYPES IN 2017

614 designs were submitted from customers from 41 countries worldwide. Traditionally, strong activities in all European countries, especially Germany and Switzerland. However, also China and the United States have a considerable amount of designs submitted through the Europractice service.
Europpractice has offered since 1996 its low-cost ASIC MPW prototyping services to customers in 58 countries worldwide. As the service is based in Europe and its main focus has always been on European customers, the majority of the designs comes from European customers. However, the interest from non-European countries (such as the United States, China, India and Brazil) is growing fast.
ARTROC - a multichannel ASIC for readout of position-sensitive detector of X-rays based on Gas Electron Multiplier (GEM) technology

AGH University of Science and Technology, Faculty of Physics and Applied Computer Science, Kraków, Poland

Contact: Władysław Dabrowski, Tomasz Fiutowski, Krzysztof Świentek, Piotr Wiacek
E-mail: W.Dabrowski@ftj.agh.edu.pl
Technology: ams CMOS C35B4C3 4M
Die size: 6750 µm x 7930 µm

Application
The ARTROC ASIC [1] is dedicated for readout of position sensitive and energy dispersive X-ray detectors based on the GEM (Gas Electron Multiplier) technology. The driving application of such a detection system is nondestructive investigation of cultural heritage objects using X-ray fluorescence (XRF) technique, which allows mapping of hidden pigment layers by recording element-specific X-ray fluorescence radiation. There are two possible implementations of this technique: macro-XRF and full-field, illustrated schematically in Fig. 1. The macro-XRF technique utilizes a focused X-ray micro-beam for exiting the fluorescence radiation, a mechanical scanning system, and a high energy resolution X-ray detector, typically a silicon-drift detector. Thus, the spatial resolution in this method is determined primarily by the spot size of the exciting beam. Such a system can be built of commercially available components. The full-field imaging technique requires a position sensitive and energy dispersive X-ray detector. An investigated object is illuminated by a broad X-ray beam and excited fluorescence X-ray is projected onto a 2-D position sensitive detector through a pin-hole camera. In the developed system the active area of the GEM detector is 10 cm x 10 cm, which is read out by two sets of orthogonal strips with a pitch of 0.8 mm. The main advantage of such a system is shortening of the measurement time, but it requires developing a custom readout electronics. A key component of the readout system is the ARTROC ASIC, which is capable of reconstructing 2-D positions of detected photons with pixel pitch 0.8 mm, clustering the signals from adjacent pixels, and measuring energy spectra for individual pixels.

Fig. 2: Functional block diagram of the ARTROC ASIC

ARTROC architecture and functionality
A simplified block diagram of the ARTROC ASIC is shown in Fig. 2. The ASIC comprises 64 independent channels providing high performance analog processing of signals from the GEM detector. The circuits are optimized to maximize signal-to-noise ratio for the amplitude measurements and minimize time jitter and time walk for the time measurements. Since the signals from the detector occur randomly the circuit has to provide also self-triggering function, which initiates the Peak Detect & Hold (PDH) circuit and the readout sequence. For each signal its amplitude and time is extracted and stored in the analog and digital FIFO respectively. The FIFOs work as derandomising buffers. The readout of both buffers is performed via a token-ring based multiplexer providing data sparsification and full zero suppression. The analog data are read out via a single differential link at a rate of 31.25 MHz, while the digital data are read out via a parallel 8-bit LVDS bus at a rate of 125 MHz. Matching of signals from X- and Y-strips is performed in an external FPGA-based readout system according to their time stamps.

The layout of the ARTROC ASIC is arranged such that the inputs can be connected directly to the detector readout strips in order to minimize the stray capacitances at the preamplifier inputs, which affect directly signal to noise ratio. A photograph of the bare die mounted and bonded to the PCB is shown in Fig. 3. Each coordinate of the detector is read out by 128 strips so for readout of the complete detector we need four 64-channel ARTROC ASICs.

Fig. 3: Photograph of the bare die mounted and bonded to the PCB.
System Performance

A critical parameter of the detection system is the energy resolution as this determines the capability of identifying specific pigments. Figure 4 shows a spectrum of X-ray from Fe-55 radioactive source measured with the demonstrator system. The spectrum is the sum of individual spectra of all 128 × 128 pixels so smearing of the peak is affected not only by fluctuations of the primary charge generated in the GEM detector and noise of the front-end circuits, but also by matching of parameters (gains and offsets) across the channels in the ARTROC ASICs. The energy resolution measured, according to the commonly used standard, as the ratio of the Full Width at Half Maximum (FWHM) to the amplitude for the 5.9 keV line is 17.6%. To our best knowledge this is the best ever reported result for a GEM detector.

Why Europractice?

We rely on Europractice services over past two decades to develop ASICs with very unique architectures and parameters for applications in various scientific projects on radiation detection and neurobiology. Both aspects, access to the state-of-the art technology and relatively low cost, are important for making real progress in scientific research projects with limited budgets. Excellent technical support by the team from Fraunhofer ISS is invaluable and it is highly appreciated.

Acknowledgement

We acknowledge financial support of this project by the Polish National Centre for Research and Development, grant no. PBS3/A9/29/2015.

References

Readout Structure for FET-based THz Detectors

Institute of Electron Technology, Department of Integrated Circuits and Systems Design, Warsaw, Poland

Contact: Cezary Kolacinski
E-mail: ckolacin@ite.waw.pl
Technology: ams CMOS aC18
Die size: 2000 x 2000 µm

Introduction
Properly polarized Field Effect Transistor (FET) with dedicated on-chip antenna can act as a detector for THz radiation. Nowadays, this type of devices is considered to be one of the most promising solutions in dealing with the THz imaging, spectroscopy and communication. FET detectors provide low fabrication costs, satisfactory noise parameters, at room temperature, and easy on-chip integration with read-out electronics.

Description
Proposed readout structure is aimed at THz communication – it must provide large bandwidth and upper frequency limit of several hundreds of MHz. In our target application, the THz source is modulated with a pure digital signal representing data to be transmitted. Illuminated by the THz wave, FET-based detector demodulates the carrier wave and restores the input data signal (direct detection mechanism). In general, output signal from these detectors is a small voltage generated over the relatively high output impedance. Therefore proper signal processing requires high gain and high input impedance of the readout circuit.

Designed chip contains nine test circuits targeting readout for FET-based detectors. Each of these sub-circuits is fully independent and equipped with own I/O and power pads. They are all based on the relative simple architectures - such as cascode and folded-cascode - and equipped with input RC elements to provide desired bandwidth and input impedance. During measurements each of them will be first tested individually and next - with THz detector connected to its input. By analysis of achieved results, the best circuit solution for THz communication link will be determined.

Additionally, in the center of the IC the sixteen FET transistors have been placed, dedicated to measurements with high frequency probes. Detailed measurements of these devices should determine the general performance of the ams aC18 process as a technology for THz detectors development.

Why Europractice?
Institute of Electron Technology is a longstanding member of Europractice, with many ICs designed and fabricated during the last several years. The Europractice MPW service offers an excellent opportunity for the prospective access to many mature technologies. Europractice staff always provides superb assistance and knowledgeable feedback, which is a huge support for our design and prototyping processes.

Acknowledgement
This work has been partially supported by the Polish National Centre of Research and Development (NCBR) under project LIDER/020/319/L-5/13/NCBR/2014.
An integrated LED driver using a Hybrid Switched Capacitor Converter with reduced inductor size
Eindhoven University of Technology, Mixed-signal Microelectronics Group, The Netherlands

Contact: Juan Castellanos, Pieter Harpe, Eugenio Cantatore
E-mail: j.castellanos@tue.nl; p.j.a.harpe@tue.nl; e.cantatore@tue.nl
Technology: ams 0.18µ HV CMOS H18 6M
Die size: 4166 x 2930 µm

Description
Solid-State LED lighting has emerged as a solution for high efficiency, long lifetime, compact form factors, color mixing and smart lighting applications (such as internet of things - IoT). Nevertheless, the operation of LEDs demands LED drivers, which use bulky inductors and several external components. Therefore, power efficiency, total size, form factor and functionalities are compromised. Silicon integration of LED drivers enables compact form factors and smart functionalities at low cost. However, it is a challenge to preserve high power efficiency and current dimming capabilities when the driver is scaled to IC dimensions and the inductor value is reduced.

Results
Inspired by this problem, the Mixed-signal Microelectronics Group at the TU/e developed within the NWO-TTW project MEGALED, supported by Philips, a highly efficient and compact LED driver using a Hybrid Switched-Capacitor Converter. This converter merges Switched-Capacitor (SC) and inductive converters in one topology. It operates at the resonance frequency between the capacitor in the SC converter and the inductor. Also, additional operation states are added to dim continuously the LED load in a full range. Using this converter, it was possible to reduce the energy losses of the SC converter, and to enable efficient continuous current dimming using small inductor sizes. Additional circuitry, such as current sensors, zero-current detectors, a self-resonant timer and a control loop were also integrated to support the operation of this driver at the best efficiency point. The switching frequency is automatically adjusted by the self-resonant timer to match the resonance frequency, thus tracking manufacturing variations in the LED, inductor tolerances or parasitics.

The LED driver uses a single 6.4mm² footprint SMD inductor of 150nH without using external flying capacitors. It can supply current to a 0.7A LED load with a peak-efficiency of 92.2%. The chip was recently published at ESSCIRC 2017.

Fig. 1: Detailed image of the fabricated self-resonant H-SSC LED driver chip
Fig. 2: PCB of the self-resonant H-SSC LED driver chip
Fig. 3: Bonded die of the self-resonant H-SSC LED driver chip on the PCB

Why Europractice?
Europractice offers a wide range of design tools and a wide range of IC technologies, both at a very affordable price. As a university, this enables us to develop and fabricate test chips, which would otherwise not be possible. On top of that, Europractice offers excellent technical support and flexibility, which is a MUST for successful tape-outs. Thank you very much!

Reference
64x64 planar array of CMOS Single Photon Avalanche Diode for fluorescence imaging

University of Glasgow, Microsystem Technology Group, United Kingdom
In collaboration with University of Edinburgh, United Kingdom

Contact: Claudio Accarino, PhD student; Mohammed A. Al-Rawhani, Research associate; Srinjoy Mitra, Senior Lecturer at University of Edinburgh; David R. S. Cumming, Head of School

E-mail: c.accarino.1@research.gla.ac.uk; Mohammed.Al-Rawhani@glasgow.ac.uk; Srinjoy.Mitra@ed.ac.uk; David.Cumming.2@glasgow.ac.uk

Technology: AMS 0.18 µm HV CMOS aH18 50V/20V/5V/1.8V/6M/MIM

Die size: 4.6 mm x 4.05 mm

Description

Single Photon Avalanche Diodes (SPADs) are becoming increasingly important for use in biomedical imaging thanks to their high sensitivity and fast response; Fluorescence, lifetime fluorescence, Raman spectroscopy and PET detector are typical SPADs application. The designed chip is suited to fluorescence imaging in a reduced illumination condition. Previous work enabled us to demonstrate a high performance pixel on a standard high voltage CMOS process. The design was engineered to optimize the photon detection probability (PDP) ratio between the number of detected photons and the total number of photons illuminating the active area of the detector, whilst minimizing the base noise level known as Dark Count Rate (DCR). The design of the SPAD relied on semiconductor simulations, using Sentaurus TCAD, to optimize the electric field and achieve the desired specifications.

Figure 1 shows a layout of the chip, designed in 0.18 µm High Voltage CMOS technology, which is an array of 64x64 pixels consisting of a SPAD detector and the readout electronics with an 8-bit ripple counter and a global shutter to optimize image acquisition. Addressing is achieved using 4 decoders of 5-bit each; 2 horizontal ones (left and right) and 2 vertical ones (top and bottom). The count data are streamed out through a system of multiplexers placed at the top and bottom of the array respectively. The upper 32 rows, and the lower 32 rows as the system is symmetric, are streamed out through 2 multiplexers in cascade with a third one as shown in Figure 2: the first two blocks, which can be sequentially activated, select one 8-bit output from the available 32 columns (either left or right) and the cascaded multiplexer enables one side of the array at the time. In-pixel electronics is designed to minimize both the propagation delay and the pixel pitch while ensuring a sufficient storage memory for SPAD events. Figure 3 and 4 show a part of the array and a detail of few pixels respectively.

Results

The developed test SPAD showed a breakdown voltage of 16.8 V with a median DCR lower than 1 kHz/µm² with a PDP greater than 50%. Early testing of the 64x64 array of SPADs matched the breakdown voltage of the test SPAD with comparable DCR, using a shutter time window of 1 ms.

Why Europractice?

We have successfully used Europractice service before and their support and availability were very accurate and helpful every time. Furthermore, they provide access to state of the art foundry service and foundry support at a discounted price which is extremely helpful especially for university research. We also benefitted from Europractice courses, Introduction to Technology CAD (TCAD), Introduction to Analogue and Mixed Signal IC Design and Introduction to Quartus Prime FPGA course are some of the course we attended, which we found thoroughly well organized, rich of useful contents and very helpful to achieve our objectives.
Analog and Digital IP Blocks for Platforms of Sensors
Group of Metamaterials, Microwaves and Optics (GMeta), Dept of Electrical Engineering (SEL), University of São Paulo (USP), São Carlos - SP, Brazil

Contact: Prof. João Paulo Carmo, Rodrigo Henrique Gounella, and João Paulo Costa
E-mail: jcarmo@sc.usp.br
Technology: ON Semi 0.7µm C07M-A 2M/1P/PdiffC/HR
Die size: 2760µm x 2760µm

Description/application of the microdevice
This microdevice comprises several analog and digital blocks. More specifically, it is composed by two biopotential amplifiers with output drivers, one additional biopotential amplifier without driver and reference voltages, 16 N+/p-sub photodiodes with diffraction structures on top and respective readout electronics, one optical transceiver for intra-corporal communications, one arbitrary/programmable PN sequence generator, one digital controllable PWM generator, one power driver, few test structures of photodetectors, one plasmonic photodiode, one radiofrequency modulator, and one test structures of a novel active-pixel. The biopotential amplifiers were designed for integration and implementation of the chip-in-the-tip electrode concept for use on optogenetics applications. The amplifier was designed to operate between 1Hz and 10kHz, to reject DC offsets generated at the interface between the electrodes and the tissue, with a medium-frequencies gain of 40dB (e.g., a gain of 100) and a power consumption of 36µW at 5V. Few photodiodes in the 4x4 array was fabricated with slits and metallic strips above to provide functionalization and frequency-selectivity for chemical and gas sensors based on optics. The optical transceiver was designed for intra-corporal wireless transmission at high data-rates. The arbitrary PN sequence generator was designed for application on platforms of sensors. The programmable PWM generator and the power driver were designed for integration of photodynamic therapy modules on intra-corporal devices. The plasmonic photodiode uses metallic straps and slits to use surface plasmons for chemical and gas sensors. The radiofrequency modulator was designed with the purpose to modify and/or modulate signals to provide excitation on sensors based on electrets and piezoelectrets. Finally, the unitary cell of a new type of active-pixel was designed with the intention to characterize the behavior of a new architecture of imagers in this technology.

Why Europractice?
The Europractice service offers affordable prototyping for research. However, in my point of view, it has the simpler procedures to access the technology and a easy to understand website, when compared to similar services outside Europe. It is very easy and straightforward to access without complications the NDAs and PDKs. The submission page is also very easy to work. The Europractice service is always open to questions and suggestions related to delivery and billing.

Acknowledgement
The fabrication of this microdevice was fully sponsored by the Brazilian National Council of Scientific Research (CNPq) under the grant 400110/2014-8.
4:1 Multiplexer Working up to 155 Gbps with On-chip PLL
Dept. High-Frequency Electronics, University Paderborn, 33095 Paderborn, Germany

Contact: Umair Ali, Andreas Thiede
E-mail: thiede@uni-paderborn.de
Technology: IHP 130 nm SiGe BiCMOS technology (SG13G2)
Die Size: 2.3 mm²

Description/application of the microdevice
A 155 Gbps 4:1 multiplexer has been designed and fabricated in the IHP SG13G2 BiCMOS HBT technology. 4:1 multiplexing was achieved in two steps using three 2:1 MUXs. Each of the first stage 2:1 MUXs converts two 40 Gbps data streams into a single 80 Gbps data stream. The second stage 2:1 MUX takes 80 Gbps outputs of both half-rate multiplexers and converts them to a single 160 Gbps data stream. The select lines for both half- and full-rate MUXs are provided either by an on-chip clock source i.e. PLL or by an external clock source. Each of the half- and full-rate MUXs are based on the master-slave-slave and master-slave architectures.

The clock distribution network receives the clock signal either from the output of the on-chip PLL or from the external pad and brings it to the individual latches of each 2:1 MUX. The design of the clock distribution networks is targeted to keep the gain of each branch of the clock distribution network close to unity. Additionally, a tight phase synchronization is kept among the signals delivered by each branch at the inputs of latches and 2:1 selectors. The purpose of an active balun is to convert the single-ended clock to a differential clock signal with some gain. If a differential clock signal is readily available from the PLL then this block can be omitted. An input buffer isolates the balun from the core of the clock distribution network. The clock distribution network for the 4:1 MUX is simply an extended version of the network used for the 2:1 MUX.

The full characterization of the multiplexer samples became increasingly complicated and challenging at data rates beyond 100 Gbps. Several factors, such as limited operating bandwidth of the sampling oscilloscopes and limited data rates of the bit pattern generators, restrict the full characterization of the MUX. Consequently, we were forced to measure the ICs under certain limitations. For this purpose, we fabricated two versions of 4x1 MUX. In version 1, an external 0-80 GHz clock source is connected to the clock input of the MUX, whereas, in version 2 the clock signal is provided by an on-chip PLL. The characterization of version 1 was completed in two phases i.e. static input characterization and PRBS characterization. For static input characterization, we applied fixed DC voltage levels corresponding to 1s/0s at four data inputs A, B, C, and D. The 0-80 GHz clock signal at frequency fin was applied at the input clock using a signal generator. The output of the 4:1 MUX , i.e. the sequence ACBD, was measured using a state-of-the-art spectrum analyzer. The verification of the circuit was done for the following three cases of static inputs: For inputs A=B=1 and C=D=0, we expect a spectral line at fin. For inputs A=B=C=0, we expect no spectral lines at all. And for inputs A=C=1 and B=D=0, we expect a spectral line at fin/2. As spectrum analyzer with 80 GHz bandwidth, that was required for the proposed characterization scheme, we could use the newly developed spectrum analyzer MS2760 by Anritsu, measuring from 9 kHz up to 110 GHz with a single frequency sweep. For PRBS characterization of the 4:1 MUX, we applied PRBS data at inputs A, B, C, and D. The clock signal was provided directly by the signal generator and the output was measured using a 70 GHz digital sampling oscilloscope. The PRBS characterization of the 4:1 MUX was possible up to 80 Gbps output data rate due to equipment limitations. Once the operation of the MUX with external...
IHP SG13G2 clock was verified, a PLL, which was already verified to be working from 153.5 to 155 GHz, was added to the 4:1 MUX block. A 40 GHz clock source ‘REF CLK’ was used as a reference signal for the PLL. The PRBS input was not possible in this case due to limited bandwidth of the sampling oscilloscope. So, only static inputs were applied for all three cases. The expected outputs corresponding to three above cases for 4:1 MUX with on-chip PLL could be shown for a data rate of 153.5 Gbps.

Acknowledgement:
German Research Foundation (DFG) is sincerely acknowledged for funding the project through TH829/9. We are very thankful to Anritsu Deutschland GmbH for supporting the measurements by advanced access to the MS2760 Spectrum Analyzer. Finally we wish to thank IHP Frankfurt Oder for chip fabrication and the EuroPractice initiative for providing access to this technology and the respective design tools.

Why Europractice?
The department High-frequency Electronics of University Paderborn has been using EuroChip and EuroPractice initiatives since its foundation in 1999. We have worked with OMMICs GaAs HEMT, CT Microelectronics CMOS and IHP’s HBT technologies in numerous research projects. We appreciate the EuroPractice services for providing access to leading edge IC technologies and CAD tools at reasonable prices. It is thus wonderfully suitable for academic institutions!

A 35.84 GS/s 16 GHz ERBW 4 bit Single-Core Flash ADC
Institute of Electrical and Optical Communications Engineering (INT), University of Stuttgart, Germany

Contact: Xuan-Quang Du, Markus Grözing, Manfred Berroth
E-mail: xuan-quang.du@int.uni-stuttgart.de
Technology: IHP 130 nm SiGe BiCMOS technology (SG13G2)
Die size: 1.4 mm x 0.9 mm

Description
Via EUROPRACTICE, we did a tapeout of a mm-wave analog-to-digital converter (ADC) [1] in a 130 nm SiGe BiCMOS technology from IHP. The ADC is based on a 4 bit flash architecture and makes use of a traveling-wave signal distribution approach, where analog input and clock signal travel synchronously along two delay-matched transmission lines from comparator to comparator. Fig. 1 depicts the validation test setup (a), the die photograph (b) and the measured output spectrum (c) of the ADC. The converter is wire-bonded on a specially designed RF printed circuit board and is characterized with a four-channel 70 GHz sub-sampling oscilloscope. At a sampling rate of 35.84 GS/s, the ADC exhibits an effective bit resolution bandwidth (ERBW) of 16 GHz with an effective number of bits (ENOB) of 3.24 and spurious free dynamic range (SFDR) of 29.84 dBc. To our best knowledge, this is the first reported single-core ADC that enables full Nyquist sampling operation beyond 30 GS/s. The ADC can be utilized in 100 Gbit/s wireless communication infrastructures such as proposed in [2] to enable digital signal processing (DSP) of wideband baseband receive signals with low modulation order as well as in optical communication systems to enable DSP-based equalization of fiber-induced dispersion [3].

Why Europractice?
As a research institute specialized in the design of integrated electrical and optical circuits (e.g., ADC, DAC, photonic ICs, etc.), fast access to leading electronic automation tools and state-of-the-art semiconductor technologies is of utmost importance for us. At present, and over the past two decades, we rely on EUROPRACTICE for software licensing, design kit access and particularly IC fabrication in some of the most advanced semiconductor technologies. We deeply value the benefits of being part of the EUROPRACTICE program and are very thankful for the technical support provided by the EUROPRACTICE teams at STFC, IMEC and especially at Fraunhofer IIS.

References

Fig. 1: (a) Validation test setup, (b) ADC die photograph and (c) measured output spectrum of digitized sine input.
Micro-Energy Harvesting System including a PMU and a Solar Cell on the Same Substrate
Centro Singular de Investigación en Tecnoloxías da Información (CITIUS), Universidade de Santiago de Compostela, Santiago de Compostela, Spain

Contact: Designer: Esteban Ferro, PhD student. Supervisors: Dr. Paula López, Dr. Víctor M. Brea Lab Head: Prof. Diego Cabello E-mail: esteban.ferro.santiago@usc.es Technology: UMC L180 Mixed-Mode /RF Die size: 5.0 mm x 5.0 mm

Description
Micro-energy harvesting is an attractive way to power systems which have a small form factor, such as implantable or wearable devices or Internet of Things (IoT) nodes. In the case of on-chip energy harvesting transducers, the scavenged power can be as low as a few nW, being a challenge to work with such low power levels without external control signals or start-up mechanisms. The voltage generated by the transducer can also be as low as 0.2 V, requiring efficient DC-DC converters. Boost DC-DC converters are highly attractive because of their high efficiency, but the requirement of an off-chip inductor restricts their domain of application. Switched capacitor DCDC converters (charge pumps) are appropriate because they can be fully integrated with a relatively small form factor.

Fig. 1: Layout of the designed circuit
Fig. 2: Photograph of the fabricated chip.

This tape out includes a Power Management Unit (PMU) powered by a 1 mm² on-chip solar cell (photodiode) to reach output voltages higher than 1.1 V. A continuous and two dimensional onchip Maximum Power Point Tracking (MPPT) to adjust the gain and the switching frequency of the main charge pump of the PMU leads to a cold start-up from a harvested power of nW without any external kick off or control signal.

Results
The on-chip solar cell and a PMU are made on the same substrate in standard UMC 0.18 µm CMOS technology. Different photodiode configurations combined with the PMU were fabricated. The photodiode with fingers of 1 µm pitch provides the best efficiency. The end-to-end efficiency is about 25% and 40% for low and high illumination, respectively. The proposed chip is able to start-up from nW of harvested power, including on-chip harvesting and MPPT capabilities on the same substrate.

Why Europractice?
The University of Santiago de Compostela has worked with Europractice in UMC 0.18 µm technology fabrication for many years. We have benefitted from their competitive prices, as well as from their expert advice and comprehensive guidance for using the design kits, libraries and design software, being crucial for a successful chip design and tape out
32-channel self-triggered ASIC for GEM detectors

National Research Nuclear University MEPhI, ASIC lab and Department of Electronics, Moscow, Russia

Contact: Eduard Atkin
E-mail: evatkin@mephi.ru
Technology: UMC L180 Mixed-Mode/RF
Die size: 5000 x 5000 µm

Application

During last few years a multichannel readout ASIC for GEM detectors with an asynchronous (self-triggered) architecture has been being developed at MEPhI. Nowadays the GEM detectors are commonly used in large-scale experiments at different accelerators. The presented ASIC is focused on GEM detectors, which are the key elements of the muon chamber (MUCH) of the CBM experiment at FAIR [1].

The ASIC was designed on the basis of results, received from two previous mini-ASICs, prototyped via Europractice, and their lab tests [2, 3]. These prerequisites have provided both characterization of main building blocks and study of analog channel structure. The current design is the first version of a full-scale 32-channel readout ASIC. As a result of the channel data processing there can be obtained both the signal amplitude and timestamp.

ASIC structure is shown in Fig.1. It contains 32 analog channels, 32 SAR ADCs, a digital back-end, slow control and synchronization part, high speed I/O circuits (SLVS transmitters/receivers) and PLL for on-chip high frequency generation. The ASIC also includes 2 test channels with analog drivers for monitoring internal signals and pads for probe station tests.

Fig.1: ASIC structure

Since the GEMs in MUCH will have different granularity, the requirements for the front-end electronics are different depending on its location. Thus, each analog channel consists of the preamplifier (CSA) followed by two chains: a slow channel optimized for S/N ratio in order to use it in the periphery, and a fast one, adapted to the hit rate of the inner detector part, where the occupancy is the highest. The fast channel is also supposed to be used for the timestamp determination. Both channels are realized with CR-RC shapers with different peaking times, 60 and 260 ns accordingly. The measured ENCs of the fast and slow channel shapers are no more than 2000 and 1500 el correspondingly at 50 pF detector capacitance. The channel is optimized to operate with the negative charge polarity. The preamplifier dynamic range is up to 100 fC. The channel occupancy is up to 1 MHz. The shaper outputs are connected to the drivers, which make a single-ended to differential signal conversion.

Further, the signals are supplied to the differential comparator inputs. For setting the threshold of the comparators current 5-bit DACs are used. The DACs set the threshold up to 80 mV with INL 0.20 LSB and DNL 0.25 LSB. The signal from either slow or fast shaper (depends on the occupancy) is processed by an 8-bit SAR ADC with a 40 Mbps sampling rate and 1.5 mW power consumption. The ADC is followed by a digital peak detector. The peak detector has a function of the false peak find prevention due to the presence of noise spikes. The chip has fast and slow discriminators. The fast discriminator output is connected to a timestamp block. Both fast and slow discriminators can be used by the logic for hit overlap detection. When the event in the channel occurs, the fast discriminator fixes the time of a 14-bit counter in the Gray code.

The digital back-end of the ASIC generates data with information about amplitude of the signal, timestamp, overlap of the signals and address of the channel. The data transfer protocol is based on [4] for compatibility with other ASICs to be used in CBM experiment. The data are combined in a 29-bit packet. Each packet is converted by the interface part into a 40-bit word and transmitted to GBTx.

Results

The ASIC was implemented in a 0.18 µm UMC L180 Mixed-Mode/RF CMOS process and packaged into CQFP 208. The layout as shown in Fig. 2, while the evaluation board and, as an example, transfer characteristics of the CSA and shapers...
are shown in Fig. 3 and 4. The measurement results confirmed the ASIC functionality.

Why Europractice?
Europractice provides a unique opportunity for our University to have a well scheduled access to a wide range of advanced technological processes. It is also important, that the approach is cost-effective. This allows making a simple choice of right technology for each R&D project, keeping in mind possibility of further engineering runs for a small volume reproduction of chips. An expert support on installation and usage of PDKs jointly with advanced EDA tools gives additional benefit to our designers.

Acknowledgement
This work was supported by the Ministry of Education and Science of the Russian Federation in the frames of the Competitiveness Program of National Research Nuclear University MEPhI and grant no.14.A12.31.0002 in accordance with the RF government resolution no. 220.

References
Flash ADC with Digital Background Offset Self-Calibration Technique

Microelectronic Institute of Seville (IMSE-CNM-CSIC), University of Seville, Spain

Contact: Cristina Aledo González, Eduardo Peralías Macías
E-mail: aledo@imse-cnm.csic.es, peralias@imse-cnm.csic.es
Technology: UMC 180nm MM/RF
Die size: 1525mm x 1525mm

Description
Analog-to-digital converters (ADCs) are one of the main building blocks in current electronic systems, especially in communication, signal processing and biomedical fields. The evolution of ADCs has been changing with the requested specifications of the devices technology. Among the different types of ADCs, flash converter is the simplest and fastest architecture, achieving a great bandwidth (tens of GHz). Errors due to inaccuracy and element mismatches affect greatly to the ADC performance. Offset due to mismatch errors is the main issue in flash ADCs, which decreases the flash linearity. Therefore, using calibration techniques to reduce the offset is crucial in this kind of converters. There are many different offset calibration techniques applied to flash ADCs. Background calibration methods are really popular since they are accomplished simultaneously and continuously without ceasing the normal operation of the ADC. Also, digital offset calibration is quite often employed due to its reduced circuitry, cost and power consumption. These digital methods, based on adaptive processing algorithms, greatly reduce the cost of the circuit without attenuating its performance, even for rather complex digital algorithms.

The aim of the chip, presented here (Fig. 1), is to prove the obtaining of high accuracy in a low resolution, high-frequency flash ADC through background calibration. To achieve this, the idea of [1] has been implemented. It consists of a low-cost background digital technique for calibration the comparator offsets in flash ADCs. In our design, a low-resolution reference-less 3-bit flash ADC with a simple structure and reduced area has been considered. Instead of using a resistive ladder, transitions are implemented by a forcing mismatch system implemented in each comparator input front-end. To calibrate the offset of the flash ADC, a slower and more accurate auxiliary ADC (with at least 2 more bits than flash) is used. The chosen auxiliary ADC is a 6bit SAR type.

Calibration process is assisted by a digital adaptive algorithm which is implemented in a third block (calibration block). Its outputs act on input forcing mismatch system of each comparator of the flash, correcting their offsets. In addition, the die contains a PLL, a synchronization block that helps synchronizing both ADCs sampling clocks, and a serial-to-parallel circuit to inject programmability in all blocks. For example, in all comparators of flash ADC it is possible to inject 16 different offset values in the range of ±2 LSB.

The integrated circuit was fabricated in the context of project “n-PATETIC” [2].

Results
The die was wrapped in a QFN32 package and tested in a home-made four-plane FR4 PCB. Measured results prove the correct designed calibration strategy as well as the reliability of the technology. Measurements done when ADCs work simultaneously show that the 3-bit flash ADC achieves an ENOB of 2.8 bits up to 250 Msps in its default state (no offsets injected) and the 6bit SAR ADC reaches an ENOB of 5.2 bits up to 5 Msps (Fig. 2). This good performance of SAR ADC is enough to guarantee the offset calibration process. Offset calibration method has been tested with successful results, thanks to the full control of the injected offset in each comparator (Fig. 3). This rather good performance of this offset calibration method improves flash accuracy and speed, by relaxing the architecture complexity design. Also, both power dissipation and area are lessened due to the simpler architecture.
Ultra-low power wireless interface for implantable medical devices

Department of Biomedical Engineering, The University of Melbourne, Australia

Contact: Prof David B. Grayden, Mr Milad Faizollah
E-mail: grayden@unimelb.edu.au, milad.faizollah@unimelb.edu.au

Technology: UMC L180 Mixed-Mode /RF
Die size: 1525 µm x 1525 µm

Description
Over the past decades, wireless implantable micro-devices have been considered as potentially efficient and cost-effective tools for monitoring of physiological parameters as well as stimulation of biological tissue. Energy scavenging has recently attracted attention as an interesting option for powering simple, low-power micro-devices. However, the power that they can generate is very limited. To be able to power a system using energy scavengers, the power consumption of the system should be reduced significantly. In any implantable biomedical devices, the wireless communication unit is considered to be the most power-hungry component. Hence, a lower power wireless interface is desired in such systems. This project focused on design, development, and fabrication of a state-of-the-art, ultra-low-power transmitter for biomedical implants. The transmitter operates at 2.4 GHz frequency band. To realize such a low power transmitter, the circuit was designed and fabricated using UMC 180 nm CMOS technology through the Europractice mini@sic program. Power reduction techniques were taken into consideration to reduce both active and leakage power of the system. To increase the radiation efficiency of the transmitter, a mm-size, silver-diamond loop antenna was fabricated. The antenna was designed to be employed directly in the oscillation tank of the transmitter circuitry. Synthetic diamond grown via chemical vapour deposition (CVD) was used as a substrate to house a silver active braze alloy (ABA) antenna due to its biocompatibility, sterilizability, mechanical strength, and longevity. CVD diamond is easily shaped by laser so it can be used not only for enclosing the antenna but also for encapsulation of the whole micro-device.

Why Europractice?
Europractice has been widely used in our Institute and University during many years as part of the integration, bonding and packaging processes. Europractice provides not only an effective and fast service, but also an excellent qualified technical support team, which is essential for a successful IC design and tape out. Also, the great variety of fabrication technologies and the mini@sics program, which allows fabricating small area dies at affordable prices, make Europractice service a great choice.

References
Results

The transmitter was fabricated in UMC 180 nm CMOS process and occupied an area of 0.2 mm². The overall size of the die was 1.5 × 1.5 mm² including some other RF circuits (Fig. 1). The power consumption of the transmitter at 2.47 GHz while transmitting data at the data rate of 10Mbps was less than 100 uW, and phase noise of less than -110 dBc/Hz at 1 MHz offset was measured. Also, compared to the PCB antenna, higher radiation efficiency was achieved by using the silver-diamond antenna. The tests have not yet been completed and are still ongoing.

Why Europractice?

mini@sic Europractice MPW program offers designers and researchers the opportunity to prototype their ideas and designs at an affordable price. Europractice staff provide excellent technical support throughout the different stages of the tape-out. They also offer a packaging service, which is very convenient.

nSYNC, a new readout chip for the future upgrade of Muon Detector LHCb experiment at CERN

INFN Sezione di Cagliari, Italy

Contact: Sandro Cadeddu, Alessandro Cardini, Luigi Casu, Angelo Loi, Adriano Lai
E-mail: sandro.cadeddu@ca.infn.it, alessandro.cardini@ca.infn.it, luigi.casu@ca.infn.it, angelo.loi@ca.infn.it, adriano.lai@ca.infn.it
Technology: UMC 130nm L130 Logic
Die size: 4.4 x 3.8 mm²

Description of the circuit and results

nSYNC is a VLSI integrated circuit developed in UMC 130 nm technology. It is a building block of the readout system for the upgraded LHCb Muon detector. The chip has 48 input channels from which it will receive the data from the front-end electronics sited on the detector. Each input channel is equipped with its own TDC to measure the incoming signal phase with respect to the 40MHz master clock.

Table 1: Specifications of the designed time-to-digital converter (TDC)

<table>
<thead>
<tr>
<th>TDC</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>UMC 130 nm</td>
</tr>
<tr>
<td>Size</td>
<td>90 x 171 mm² (0.0154 mm²)</td>
</tr>
<tr>
<td>Resolution Step Range</td>
<td>8 – 32</td>
</tr>
<tr>
<td>Max Res. Achievable</td>
<td>About 750 ns</td>
</tr>
<tr>
<td>Reference clock</td>
<td>40 MHz</td>
</tr>
<tr>
<td>Voltage</td>
<td>1.2 V</td>
</tr>
<tr>
<td>Working Power Cons.</td>
<td>Average 500 mW</td>
</tr>
<tr>
<td>Rest Power Cons.</td>
<td>5 mW</td>
</tr>
</tbody>
</table>
The main core of the TDC is a fully digital DCO (named Giordano-DCO) developed for ALLDIGITALL INFN experiment and that is patented. The DCO is calibrated in order to have each slice equal to the DCO output period. The frequency match is improved by means of a dithering system. The phase measurement is activated by the incoming signal that switches the DCO on. The DCO clock drives a fast counter, which “counts” the number of DCO clock periods. When the rise-edge master clock arrives, the fast counter (and so the DCO) is stopped, the measurement is completed and can be stored in an output buffer. The choice to keep the TDC silent (not running) between two consecutive measurements is based mainly on power consumption consideration. Indeed, in order to reduce the power consumption per channel, it is important to reduce the switching power when not needed. TDC layout has a size of 90x171mm². The width of 90 mm is equal to the minimum pitch guaranteed by the Europractice standard assembly and the power rails are designed in a way the TDC can be placed side by side just in front of the corresponding input pad.

At the TDC output we have two information @ 40MHz: a flag giving the simple binary Hit/NoHit info and a 5 bits-wide word with the measured phase. These information go through a pipeline with programmable length in order to align different channels with different arriving time. The TDC information will be used internally to build a histogram of the incoming signal phase in order to perform the so-called fine-time synchronization that is crucial to achieve the required muon system efficiency. The histograms will be read back through the ECS interface (I2C).

The aligned data coming output from the TDC’s are tagged with a unique 12-bit BXid identifier. The new complex-data is managed to create the extended frame with Header+HitMap+all-TDCdata. The TDCdata are then Zero Suppressed in order to fit the output frame 112 bit wide, which is finally transmitted at 320MHz. The TDC block was prototyped using the minisic runs offered by Europractice. Extensive test were performed on this fundamental block, showing good results inside the specification. The nSYNC was prototyped with a MPW run and tested in all its aspect. In particular the 48 integrated TDCs were tested, showing uniform results in agreement with the prototype ones.

After all these tests, the nSYNC was tested mounted on the final board and a full chain test was performed to verify all its capability to fulfil the system requirements. The next steps will be a small volume production to equip the LHCb Muon Detector at CERN, upgrading the readout capability to face the new phase of the experiment.

**Why Europractice?**

We participate at the EUROPRACTICE consortium from the 1990’s, with tens of chips produced in different technologies. As part of our research it is important to have easy access to state of the art technologies. Our project are always R&D projects, with design at the level of prototype most of the time. When our needs grow in number we are always at the level of a small volume production. The EUROPRACTICE IC service is fundamental to give us the possibility to explore these technologies and to realize our custom electronics for our experiments. Custom designed microelectronics components designed in advanced technologies are vital parts of today’s complex scientific instruments. The services provided by EUROPRACTICE are allowing a large community of physicists and engineers working for these projects to use these technologies for the construction of such instruments with a centralized high quality support. In particular, during our experience using UMC technologies, we always received an incredible support from the EUROPRACTICE engineers, in every design aspect and phase. The help received is invaluable and the results obtained would be very much hard to reach without their constant support.
A readout ASIC for Gotthard-II X-ray detector applied at the European X-ray Free Electron Laser

Paul Scherrer Institute, Detectors Group, Synchrotron Radiation and Nanotechnology Division, Villigen-PSI, Switzerland

Contact: Xintian Shi, Roberto Dinapoli, Davide Mezza, Aldo Mozzanica, Bernd Schmitt, Jiaguo Zhang
Email: xintian.shi@psi.ch
Technology: UMC L110AE 110 nm CMOS
Die size: 6500 µm x 5500 µm

Introduction
The European X-ray Free-Electron Laser (XFEL) is a research facility of superlatives: It generates ultrashort X-ray flashes – 27000 times per second and with a brilliance that is a billion times higher than that of the best conventional X-ray radiation sources. Using the X-ray flashes of the European XFEL, scientists will be able to map the atomic details of viruses, decipher the molecular composition of cells, take 3-D images of the nanoworld, film chemical reactions, and study processes such as those occurring deep inside planets. The Gotthard-II is a 1-D microstrip detector specifically developed for the European XFEL. The peculiar time structure of the European XFEL beam, 10 Hz bunch trains with 2700 4.5 MHz bunches each, requires the chip to be able to achieve a maximum frame rate of 4.5 MHz, while its very high brilliance translates in a challenging requirement for the dynamic range, which has to be up to 104 photons. Single photon resolution is required in case of low photon flux (<70-80 12.4 keV photons/pixel) as well as a negligible noise, over the whole dynamic range, with respect to the fluctuations generated by the Poisson distribution of the incoming photons. Gotthard-II is going to be the only detector capable of measuring all the bunches in a train.

Description of the design
Each readout ASIC contains 128 charge sensitive preamplifiers (CSA), 32 correlated-double-sampling (CDS) buffers, 32 12-bit 18MS/s SAR ADCs and 16 SRAMs with a size of 2720 x 112 bits each. During the bunch train operation, the charge generated by the photon pulses in the sensor is collected by the CSA and converted into voltage signals every 220ns. The CSA has 3 automatically adaptive gain stages to achieve high dynamic range and retain single photon resolution in the highest gain stage. The CDS buffer converts the single-ended output signals of the CSA into fully differential signals and feeds them into the ADC. The digital outputs of the ADC and the gain bits of the CSA are stored in the SRAM. During the 99.4 ms gap between the bunch trains, the 2700 images stored in the SRAM are read out of the chip. Due to performance and physical layout considerations, the whole chip consists of 16 blocks. Each block contains 8 CSAs, 2 CDS buffers, 2 ADCs and 1 SRAM. Several prototype chips have been designed and tested. The dedicated engineering run is planned for the middle of 2018.

Results
For the front-end circuit (CSA + CDS), the measured equivalent input noise charge is about 300 e- rms @ 4.5 MHz frame rate. The measured dynamic range is higher than 104 x 12.4 keV photons. For the ADC, the measured effective number of bit (ENOB) is about 9.8 bits @ 18 MS/s and the power consumption is less than 1mW. The last prototype was submitted in November 2017 with some fixes to improve the ENOB of the ADC and the noise of the front-end.

Why Europractice?
PSI has worked with Europractice more than 15 years. We really appreciate the affordable access to CAD tools and different technologies using Europractice MPW runs, as well as the high quality service and support provided by Europractice.
Towards a more secure RISC-V design

ETH Zurich, Integrated Systems Laboratory (IIS), Switzerland
TU-Graz, Institute of Applied Information Processing and Communications (IAIK), Austria

Contact: David Schaffentrath, Frank K. Gurkaynak, Mario Werner, Stefan Mangard
E-mail: kgf@iis.ee.ethz.ch, stefan.mangard@iaik.tugraz.at
Technology: UMC L65N Logic/MM/RF - LL
Die size: 2626 µm x 2626 µm

Description of the project

Security is becoming one of the main issues of computing these days. Recently released attacks show that modern processors are susceptible to all sorts of attacks. At ETH Zürich in collaboration with the University of Bologna, we have been working on open source silicon-proven implementations of the RISC-V architecture (http://riscv.org) by Berkeley using a permissive Solderpad license (http://solderpad.org/licenses) derived from the Apache v2.0 license explicitly to support open source hardware. Working on an open source hardware has additional benefits for the security community as it allows a more thorough examination of the internals of the implementations allowing potential weaknesses to be identified more easily leading to ultimately more secure systems.

We have been collaborating with the Institute of Applied Information Processing and Communications (IAIK) of TU Graz over the past 10 years in finding ways to improve the security of digital systems. In this project we have concentrated on improving the security of our own RISC-V based processors by two separate measures. First adding the necessary modifications to the hardware to allow it to run the SEL4 operating system and secondly adding hardware countermeasures against fault attacks in the control path of the processor.

In a fault attack, the adversary tries to interrupt the normal flow of the program. This can be used to bypass security checks and/or execute arbitrary code on the machine.

In this design, we add an additional pipeline stage to the processor that decrypts the instruction fetched by the processor based on its internal state. The program is compiled in a way that only the correct order of execution would allow a meaningful execution, any interruption in this flow would result in an exception within 3 clock cycles.

Results

We have developed a test chip called Patronus that contains three different 32-bit RISC-V cores optimized for low area footprint, one of which contains the control flow integrity solution (CFI) that should make it increasingly difficult for attackers to launch fault attacks. The additional CFI stage has an area overhead of only 25 kGEs and the whole system is able to run at 160MHz clock at worst case corners (1.02V, 125C) in the UMC65nm process.

The design also contains several SHA-3 accelerators added with different side channel mitigation techniques and enough memory (384kBytes) to allow SEL4 to be loaded into the on-chip memory.

Fig. 1: Pipeline stage: the core with fault attack tolerance

Fig. 2: Color picture of the PATRONUS chip taken through a Leica microscope
Why Europractice?
As ETH Zurich we have enjoyed a long and fruitful relationship with Europractice IC service resulting in over 150 chips in the last 10 years. We are particularly proud of our student projects that allow Master students to take part in semester theses where they can work on their own ASIC designs in parallel to our VLSI lecture series. The lectures and the associated exercises allow give the students the necessary background and experience to work on their own chips. David Schaffenrath that designed Patronus as part of his master thesis came as an exchange student from TU-Graz and took part in this lecture series as well.

Such master projects are made possible by the longstanding and fruitful relationship we have established with Europractice IC service as well as the CAD tools obtained through the Europractice design tools and configurable platforms. Members of the Europractice IC service have been instrumental in establishing the design flow and helped us find customized solutions for our student project requirements.

CHIPMUNK: A Systolically Scalable 0.9 mm², 3.08 Gop/s/mW @ 1.2 mW Accelerator for Near-Sensor Recurrent Neural Network Inference
ETH Zurich, Integrated Systems Laboratory (IIS), Switzerland

Contact: Francesco Conti, Lukas Cavigelli, Gianna Paulin, Igor Susmelj, Luca Benini
E-mail: fconti@iis.ee.ethz.ch, lbenini@iis.ee.ethz.ch
Technology: UMC L65N Logic/MM/RF - LL
Die size: 1252 µm x 1252 µm

Description of the project
In this work, we present a twofold contribution towards the deployment of Recurrent Neural Network (RNN)-based algorithms in devices such as smartphones, smartwatches and wearables.
First, we designed CHIPMUNK, a small and low-energy hardware accelerator engine targeted at real-time speech recognition and capable to operate autonomously on moderate size Long Short-Term Memory (LSTM) networks. The necessary computing steps are based on the same set of basic operations:

i) matrix-vector products,
ii) element-wise vector products, and
iii) element-wise non-linear activations.

The internal datapath allows to execute these three basic operations as visible in the figure below. The LSTM state parameters are in registers while the vast amount of data are stored on-chip in SRAM banks.

Second, we conceived a scalable computing architecture, apt to operate on bigger LSTM models as well. As the main limitation to the deployment of big RNNs in embedded scenarios stems from their memory boundedness, we designed the CHIPMUNK engines so that they can be replicated in a systolic array, cooperating on a single bigger LSTM network. This methodology allows the acceleration of large-scale RNNs, which can be made fast enough to operate in real-time under realistically tight time, memory and battery constraints without requiring complex, power hungry and expensive high bandwidth main memory interfaces.

Fig. 1: Block diagram of the main computation block in Chipmunk
Results

We present silicon results from a prototype chip containing a CHIPMUNK engine as seen in the figure, which has been fabricated in UMC 65 nm technology within 2017 through Europractice; measurement results show that the chip can achieve up to 3.8 Gop/s at maximum efficiency operating point (@0.75 V), consuming only 1.24 mW.

Why Europractice?

As ETH Zurich we have enjoyed a long and fruitful relationship with Europractice IC service resulting in over 150 chips in the last 10 years. We are particularly proud of our student projects that allow Master students to take part in semester theses where they can work on their own ASIC designs in parallel to our VLSI lecture series. The lectures and the associated exercises allow give the students the necessary background and experience to work on their own chips. Individual projects are supervised by Post Doctoral researchers and Ph.D. candidates working at the Integrated Systems Laboratory. Gianna and Igor designed the Chipmunk design as part of such a semester thesis and were able to measure the performance of their chip on our own Advantest SoCV93000 tester, allowing them to be part of state of the art research at an early part of their career.

Such semester projects are made possible by the longstanding and fruitful relationship we have established with Europractice IC service as well as the CAD tools obtained through the Europractice design tools and configurable platforms. Members of the Europractice IC service have been instrumental in establishing the design flow and helped us find customized solutions for our student project requirements.
A Front-End ASIC With Receive Sub-array Beamforming Integrated With a 32 × 32 PZT Matrix Transducer for 3-D Transesophageal Echocardiography

Electronic Instrumentation Laboratory (EI), Department of Microelectronics, Delft University of Technology, The Netherlands

Contact: Zhao Chen, Michiel Pertijs
Email: Z.Chen-3@tudelft.nl; M.A.P.Pertijs@tudelft.nl
Technology: TSMC 0.18μ CMOS MS/RF
Chip size: 6.1mm x 6.1mm

Description

Volumetric visualization of the human heart is essential for the accurate diagnosis of cardiovascular diseases and the guidance of interventional cardiac procedures. Echocardiography, which images the heart using ultrasound, has become an indispensable modality in cardiology because it is safe, relatively inexpensive, and capable of providing real-time images. Transesophageal echocardiography (TEE) utilizes an ultrasound transducer mounted on the tip of a gastroscope to make ultrasonic images of the heart from the esophagus[1]. For real-time 3-D imaging, a 2-D array of 1000+ independent transducer elements is needed, presenting an interconnection challenge due to the limited number of cables that fit in the tube. Integrating the transducer array with a front-end ASIC that locally processes the signals is an efficient way to reduce the channel count[2]. Moreover, the strict constraints on the size and power dissipation of the probe tip also make the ASIC design very challenging.

The designed ASIC in this work is optimized in both system architecture and circuit-level implementation to meet the stringent requirements of 3-D TEE probes. It is directly integrated with an array of 32 × 32 piezoelectric transducer elements (Fig. 1), which are split into a transmit (TX) and a receive (RX) array to facilitate the power and area optimization of the ASIC[3]. An 8 × 8 central sub-array is wired out to transmit channels in the external imaging system using metal trace in the ASIC. All other 864 elements connect directly to 96 sub-array receiver circuits, each of which contains a switched-capacitor based beamformer, to realize a 9-fold cable reduction. Besides, an ultralow-power low-noise amplifier (LNA) architecture[4], which incorporates an inverter-based operational trans-conductance amplifier (OTA) with a bias scheme tailored for ultrasound imaging, is proposed to increase the power efficiency of the RX circuitry, while keeping the area compact[1].
Results
The ASIC has been realized in a 0.18-µm low-voltage CMOS process with a total area of 6.1x6.1 mm², as shown in Fig. 2(a). Fig. 2(b) presents a zoomed-in view of one sub-array receiver that is matched to a 3 x 3 group of transducer elements with a pitch of 150 µm. The fabricated prototype with integrated PZT matrix transducer has been fully evaluated electrically and acoustically. While receiving, the ASIC consumes only 230 mW, which is less than half of the power budget for a 3-D TEE probe. The 0.27mW RX power per element is also the lowest comparing to the prior art.

Why Europractice?
As Electronic Instrumentation Lab, TUDelft, we have been working with Europractice for chip fabrication for many years. Europractice offers very frequent and affordable access to the TSMC 0.18-µm low-voltage CMOS process and the TSMC 0.18-µm BCD process, in which our ultrasound-related chips are fabricated, via its MPW and mini@sic services, thus making the planning of our chip fabrication more flexible. Moreover, we can get quick and useful feedback on our any technical questions related to the process from the Europractice IC service team. We have enjoyed the benefit from the great support service in the past collaboration with Europractice.

Reference
Radiation-Hardening bulk CMOS Digital Library Cells

UFRGS – Universidade Federal Rio Grande do Sul

Contact: Student: PhD candidate Pablo Vaz; Supervisor: Dr-Ing. Gilson Wirth
E-mail: gilson.wirth@ufrgs.br
Technology: TSMC 0.18um CMOS Logic or MS/RF(mini@sic)
Die size: 1660 µm x 1660 µm

Description
The incidence of ionizing radiation may result in undesirable effects in the ICs, such as upsets and even permanent damage to the device’s materials. Therefore, applications exposed to a radioactive environment may behave unpredictably, reducing reliability and expected lifetime.

My Ph.D. research project, entitled “Radiation-Hardening bulk CMOS standard cell library design flow based on Enclosed Layout Transistor”, proposes a methodology to develop a Radiation-Hardening by Design (RHBD) digital cell libraries in bulk CMOS technology, using real-world constraints.

Therefore, the main focus of this ASIC proposal is to validate this methodology through practical performance measurements under ionizing radiation. As a case study, a group of cells, selected to provide the practical measurements, to characterize the basic building blocks of the RHBD library cells for TSMC 0.18um have been laid-out.

In this group of cells there are single n-pMOS two-edged (Standard) and enclosed-gate (Radiation Hardened) devices, series and parallel devices’ configurations, ring oscillators, digital cells, and some calibration structures.

Results
The measurements performed in typical conditions (before incidence of ionizing radiation) have shown that the core elements of proposed RadHard library, i.e., hardened transistors, works as predicted. The DC characteristics validates the effective W/L aspect ratio calculation for enclosed geometries as well as the proposed PN ratio have been shown as an effective solution to size radiation hardened digital cells.

The next step might be the radiation test in which the circuits will be exposed to high levels of ionizing radiation during their operation.

Why Europractice?
Europractice gives the possibility to access foundry services of a modern semiconductor process (180nm) would not have otherwise a necessary case study to validate the PhD thesis. We have an excellent technical support during design phase, submission and even at packaging process.

Fig 1: Photograph of the fabricated chip

In this group of cells there are single n-pMOS two-edged (Standard) and enclosed-gate (Radiation Hardened) devices, series and parallel devices’ configurations, ring oscillators, digital cells, and some calibration structures.

Fig 2: Photo of the chip in the final package
A 24 GHz IQ Receiver with High Dynamic Range and Frequency Doubler Enabling the Use of All-Digital PLLs in 65 nm CMOS

Berlin University of Technology (TU Berlin), Microwave Engineering, Germany

Contact Details: Soenke Vehring, Georg Boeck
E-mail: s.vehring@tu-berlin.de, boeck@tu-berlin.de
Technology: TSMC 65 nm CMOS LP MS RF
Die size: 1370 x 1330 µm

Description

Nowadays, nanometer CMOS is applied more and more in the field of microwave and mm-wave applications due to sufficient performance in conjunction with the possibility of highest integration density among all semiconductor technologies. Moreover, adequate ft/fmax and NFmin performance of nanometer CMOS transistors show up at considerably lower power consumption compared to traditional microwave technologies. However, nanometer CMOS offer only low supply voltages of around 1.2 V in the 65 nm node which limits the achievable linearity of microwave receivers. Modern system designs try to serve for a wide range of applications in order to create high demand and enable the mass-production. Under mass-production conditions CMOS is incomparably cheap.

In this project a 24 GHz IQ receiver with high dynamic range is developed. The receiver can be used in case of long and short distances. Therefore, the receiver offers high gain (~26 dB) and low NF (~5 dB DSB) while offering high IP1dB (~-17 dBm) at moderate power consumption of only 50 mW. In order to achieve these results, a three stage common-source LNA with high gain and linearity followed by a IQ demodulator based on resistive mixers have been implemented. For lower overall system costs the use of an all-digital PLL (ADPLL) is intended. The ADPLL avoids tuning voltages and filters compared to its analog counterpart. High performance ADPLLs are hard to build at high fundamental frequency due the limited Q-factors of the switchable LC-tanks. Therefore, a fully balanced 12-to-24 GHz frequency doubler with 5 dBm output power has been added. High output power is necessary in order to fully saturate the mixers at their LO port. Between all circuit blocks additional probing pads are implemented for comprehensive test purposes as shown in Fig. 1.

Why Europractice?

The Europractice MPW service offers access to state-of-the-art CMOS processes at affordable prices. Furthermore, we experience proficient support through the Europractice team during tape-out phase.

Acknowledgement

This work was funded by the German Federal Ministry of Education and Research (BMBF) in the project ‘NaLoSysPro’ under contract no. 16ES0161.
Side-Channel and Fault Injection Evaluation Chip
Chair for Embedded Security, Faculty of Electrical Engineering and Information Technology, Ruhr-Universität Bochum

Contact: Designer: Thorben Moos, PhD student; Supervisor: Priv.-Doz. Dr. Amir Moradi
E-mail: Thorben.Moos@rub.de
Technology: TSMC 65nm CMOS LP MS/RF
Die size: 2000 x 2000 µm

Motivation
It is a well known fact that hardware implementations of cryptographic primitives are in danger of being compromised by adversaries who have physical access to the circuitry. By carefully observing and analyzing the physical emissions that any operating circuit inevitably produces adversaries can learn sensitive information like internal key material of the cryptographic functions. Additionally due to the constant and non-observable physical exposure of the devices to potential adversaries even more invasive attacks like fault injections become possible. Over the years many different countermeasures have been published to decorrelate the measurable physical emissions from the intermediate values of cryptographic algorithms and to detect and resist injected faults. However, due to increasingly altered physical characteristics of CMOS devices in advanced technologies, partially induced by the fast downscaling (like e.g. increased leakage and coupling effects), it needs to be carefully investigated whether these new conditions do not invalidate the underlying assumptions of countermeasures or even introduce new side-channels or weaknesses.

Description
To investigate whether assumptions which are frequently made in state-of-the-art countermeasures against physical attacks do still apply in advanced CMOS technologies (like the 65nm node) we participated in the EUROPRACTICE FIRST ADVANCED USER stimulation action and got a sophisticated test chip fabricated. The overall framework, which can be controlled by two 4-bit input buses (address and data) as well as one 4-bit output bus (data), embeds 27 different cipher cores for our analysis purposes. Each of these cores implements one of the following block ciphers, either with or without state-of-the-art countermeasures applied and in a certain degree of parallelization (unrolled, round-based, serial): PRESENT, PRINCE, Midori, SKINNY, LED, AES. Some of these ciphers are specifically optimized to fulfill a certain design goal (e.g. low-energy, low-latency, ultra-lightweight, high-throughput), which allows us to draw comparisons over the whole range of block cipher applications. During placement we have arranged all cores in clearly delimited geometrical areas around the center of the chip to be able to precisely measure the electromagnetic emanation of individual cipher cores by an EM probe, without damaging the bond wires of the packaged chip. Apart from an external clock supply via a regular I/O cell, each core can also be driven by an internal clock which is generated based on a simple ring oscillator circuit. Additionally two types of pseudorandom number generators (PRNGs), one based on an LFSR the other one inspired by a Keccak threshold implementation, are implemented to satisfy the demand for initial and fresh randomness that state-of-the-art hardware masking schemes have. The input to the masked implementations can either be given in a shared form to the framework or, alternatively, the masks can be generated and applied on-the-fly during the input procedure. The same goes for the unmasking of the output of any masked core. All of the described design decisions have been made to be able to reliably evaluate the cipher cores in different application scenarios. Our final goal is to extract information about the effects that technology changes can have on the physical security of cryptographic hardware and to develop new solutions that stay secure even under these altered conditions.

Experience with EUROPRACTICE FIRST ADVANCED USER stimulation action
This was our first project with EUROPRACTICE and the experience we made was extremely positive. The EUROPRAC-TICE TSMC team was at all times available for our questions, responded quickly and was patient and helpful with our beginners problems. We believe that EUROPRACTICE offers an unique opportunity for universities and research institutes to get their circuits prototyped in advanced technologies of the leading foundries and we plan to design and tape-out further test circuits in even smaller technology nodes.
A Nonlinear Transfer Function Based Receiver for Wideband Interference Suppression

Eindhoven University of Technology, Mixed-signal Microelectronics, The Netherlands

Contact: Dr.ir. Hao Gao, Prof. dr.ir. Peter Baltus
E-mail: h.gao@tue.nl, P.G.M.Baltus@tue.nl
Technology: TSMC 40nm LP 1P8M5X2Z
Die size: 1920x1920µm

Description

Wireless communication is developed to provide faster speed with reliability under the increasing amount of daily usage. In a mobile handset device, several wireless communication standards are supported, such as 2G/3G/4G, Bluetooth, Wifi, etc. In general, there are two solutions for the coexistence of multiple standards operation. One is the narrowband solution and another is the wideband solution. In the narrowband solution, multiple narrow-band receiver front-ends and off-chip surface-acoustic-wave (SAW) filters are required. In the wideband solution, a single wideband receiver covers the spectrum of interest, such as software-defined radios (SDR) and reconfigurable receivers. However, the wideband operation introduces wideband interference problems. The interference comes from the simultaneous operation of multiple radios. The transmitted signal generates interference through the poor isolation between transmitter and receiver in the same device. Also, the transmitted signal generates interference for other devices if they have active receivers operating at the same time.

Wideband receivers for multi-standards operation can simplify the system and lower the cost. In a wideband receiver, the tolerance of large interference signal within the operating band is important. Traditional frequency domain filtering suffers from a lack of filtering capability for in-band interference signals. This project describes a receiver system exploiting nonlinear transfer function. Based on the nonlinear method, the receiver is able to provide frequency-independent filtering for large blockers and linear amplification for weak desired signals. The amount of suppression depends on the amplitude discrimination between the envelope of the large and small signal. The operation of the nonlinear receiver is based on the information of the interferer envelope amplitude.

Why Europractice?

Europractice’s design kit services and organized MPW, mini@sic runs are crucial for a research with affordable access to state-of-art technology. The Europractice staff provides excellent service and information in each stage of the chip design process. Thanks for the support!

Acknowledgement

The authors acknowledge imec/Europractice IC service team for their high-quality support, the projects CORTIF, 3CCAR for the financial support.
Characterization of an Associative Memory Chip in 28 nm CMOS Technology

University of Milano and INFN Milano, Via Celoria 16, Milano, Italy (in collaboration with many other universities)

Main contact: Alberto Stabile (Università degli Studi di Milano and INFN Milano)
Collaborators: Alberto Annovi, Giacomo Fedi, Fabrizio Palla (INFN Pisa)
Giovanni Calderini, Francesco Crescioli, Maroua Garci (LPNHE Paris)
Stefano Capra, Luca Frontini, Valentino Liberati (Università degli Studi di Milano and INFN Milano)
Bruno Checcucci (INFN Perugia)
Francesco De Canio (INFN Pavia)
Calliope-Louisa Sotiropoulou (Università degli Studi di Pisa)
Gianluca Traversi (Università degli Studi di Bergamo and INFN Pavia)
Christos Gentsos (Aristotle University of Thessaloniki)
Sebastien Viret (IPNL Lyon)
Takashi Kubota, Jafar Shojaii (University of Melbourne)
E-mail: alberto.stabile@unimi.it
Technology: TSMC N28 HPL
Die size: 1520 µm x 1520 µm

Introduction
A common challenge in the last decades is the fast and accurate handling of Big-Data. Specific cases of study are the High Energy Physics (HEP) experiments. In 2010 we started our research activity with the aim of designing an innovative device capable of accurately reconstruct the particle tracks. The Fast TracKer (FTK) is a dedicated electronics system being integrated in the ATLAS experiment [1] at the Large Hadron Collider (LHC) [2] at CERN for real-time reconstruction of all particle tracks with transverse momentum above a sufficient threshold produced in the proton-proton collisions [3]. The FTK system strongly enhances the capability of the online event selection system of the ATLAS experiment enabling the full exploitation of the physics capability of the LHC. The core of these Big-Data systems for the current FTK and of the future Hardware Tracker for the Trigger (HTT) [4] is a dedicated VLSI processor: the Associative Memory (AM) chip that provides highly-parallelized and fast pattern recognition.

The many prototypes designed, realized and tested, led to the realization of the first large volume chip in 2015: the AM06 chip [5]. The AM06 chip was manufactured in TSMC 65nm CMOS technology. In the next years, centre-of-mass energy and intensity of the proton-proton collisions of the LHC will be significantly upgraded. This strongly requires a next generation AMs with faster processing, lower power consumption and higher memory cell area density. The solution taken in 2015 includes the use of the advanced 28nm CMOS technology. In addition, an interesting feature of the chip presented in the paper is the capability to be compatible with the elaboration of data for other disciplines: AM07 will be used in the development of an integrated system for pattern recognition in the context of the image and DNA sequences analysis. The aim of AM07 is to guarantee the working functionality of two innovative designed memory cell technologies [6] at the clock frequency of 200 MHz to pioneer the design of the future AMs for the ATLAS and CMS experiments at the LHC, and all other DNA and image analysis applications that need to strongly improve pattern recognition performance.

Architecture of the designed circuit
AM07 counts 20 x 20 bumps and 17 x 17 balls. The die is flipped and mounted on the dedicate package substrate.
that re-route the signal and power from/to balls/bumps as shown in Figs. 1. The chip size is 1.520 µm x 1.520 µm pre-shrink that, at fabrication stage, will be 90% for each dimension.

The AM07 is organized in arrays of associative memory cells integrating two innovative custom design: DOXORAM and KOXORAM based on the previous XORAM. The measured power consumption of DOXORAM and KOXORAM are 30% and 75% less than AM06, respectively, and the silicon area decreased by a factor of (about) 4 with respect to the AM06 chip.

The AM07 is organized in arrays of associative memory cells integrating two innovative custom design: DOXORAM and KOXORAM based on the previous XORAM. The measured power consumption of DOXORAM and KOXORAM are 30% and 75% less than AM06, respectively, and the silicon area decreased by a factor of (about) 4 with respect to the AM06 chip.

C. Input data propagation

The input data are connected in parallel to each 4k block via the Double Data Rate (DDR) module. Data are propagated in parallel on the BLs and the SLs among the “12-blocks”. The propagation could be stopped by means of an external control signal (STATE). The input data propagation could be also disabled in the DDR module. The AM07 chip can operate in the DDR data transfer mode. When the DDR mode is turned on, the input buses are sampled at the both edges of the input clock. Odd buses are propagated on the negative edges, and vice versa.

D. Clock domains and signal registering

Two external clocks are used: CLKI, for the input buses synchronization and CLKO for the output buses synchronization. The full-custom memory arrays are clock-less and they are the interface between CLKI and CLKO. All inputs, controls and outputs signals are registered by means of Delay Flip Flops (DFFs) at the I/O interface. With the aim to smooth the VDD current peaks, one half of the input data are propagated among the chip on the positive edge of the CLKI, and one half on the negative edge.

Design flow and simulations

A mixed approach has been used: the memory arrays and analog IPs are designed with full-custom approach; the more complex (in terms of logic) modules are designed with Electronic Design Automation (EDA) tools. Analog simulations with corner analysis have been used to validate the full-custom block. Cadence Tempus software has been used for static timing analysis, UVM and ncsim for backannotate digital simulations and Cadence Voltus for IR drop analysis.

Simulations with Tempus have been performed in three worst cases:
1. slow-slow library models, 0°C, 0.9V, working frequency: 150MHz;
2. fast-fast library models, 0°C, 1.1V, working frequency: 300MHz;
3. typical library models, 27/85°C, 1V, working frequency: 300MHz.

Fig. 3 shows the histograms of slack time, in which good timing margins are demonstrated. For all cases and simulations, results confirm that no negative slack time exists.
Voltus simulator has been used to perform IR drop analysis on the power wires. Standard cells containing Decoupling Capacitors (DCAP) have been placed to reduce the IR drops. The estimated internal capacitance is 23 nF. The maximum IR drop is 64mV.

Characterization results
The chip has been characterized by means of a dedicated PCB (EDA-03625) mounting two Enclustra Mercury KX1, a low-jitter clock Generator (Si5380), a ZIF connector for the AM07, two Ethernet connectors, a JTAG connector and some SMAs for fast lanes. Fig. 4 shows the photography of characterization setup.

AM07 is characterized with different electric voltage conditions (Tab. I). Current consumption measurements have been done for the core part and I/O part, and are presented in the form of Shmoo plots.

Conclusion
The AM07 is a new Associative Memory chip designed in the 28nm TSMC HPL technology. The simulation and characterization results demonstrate that the chip is fully functional at 200 MHz. Respect to the AM06 chip, the power consumption of AM07 has been reduced by a factor 3 and the area occupation by a factor 2.9. We also report that the automatically designed blocks do not scale as the Moore’s law. For this reason, in the future we will redesign the Quorum circuit with a full-custom approach. The power consumption and bandwidth capabilities of the entire chip will be also improved in the next chip.

Why Europractice?
AMchip team gratefully acknowledges Europractice for the support. We choose IMEC because it is the unique channel in Europe to access the TSMC 28nm technology with reasonable prices for the research institutes.

References
CHARTREUSE chip – mm-wave Voltage Controlled Oscillator
Fraunhofer EMFT

Contact: David BORGGREVE
E-mail: david.borggreve@emft.fraunhofer.de
Technology: GLOBALFOUNDRIES 22 nm FDSOI
Die size: 2600 x 2200 µm

Introduction
Low-power-electronic-circuits challenges are big for wireless telecommunication in Internet of Things (IoT) and Smart-X applications. The power consumption is critical for standalone systems, such as sensor monitoring and point-to-point communication. The 22-nm Fully Depleted Silicon On Insulator (FDSOI) technology from GLOBALFOUNDRIES aims to meet the requirements of emerging mobile, IoT and mm-wave RF applications. The back-gate-bias connection can improve the speed and the low power or the low leakage characteristics of the transistors. However, to date, the performance at mm-waves with this process is largely unknown.

Description
In the scope of the European Project WAYTOGO FAST, we develop the performance of one of the building blocks of an RF transceiver, the voltage controlled oscillator (VCO) at mm-wave frequencies with this FDSOI process. Sustainable oscillation at 80 GHz is possible with the help of an LC-tank and an nMOS cross-coupled pair. High-Q transmission lines are used to replace the on-chip inductor that has a low quality factor at the targeted operating frequency, suggesting an additional key improvement on the design. Higher quality factor means lower losses and hence smaller cross-coupled pair and lower power consumption.

The CHARTREUSE chip, which has been taped out with EUROPRACTICE on the 22FDX technology node from GLOBALFOUNDRIES, includes several variation of the VCOs and standalone active and passive elements. The passive elements, which are the transmission lines structures, provide useful information on the Back-End-Of-Line characteristics of the process and the active elements such as single transistor or varactor. These standalone elements characterizations are then compared with the simulations for PDK models verifications. The VCO exhibits a measured oscillation frequency at 68 GHz with an output power of approximately 15 dBm, a phase noise of -72 dBc/Hz at 1 MHz offset and a power consumption of 5.3 mW. The main feature of the FDSOI technology is the use of the back-gate biasing, and for the VCO design, it lowers the total power consumption to a state-of-the-art value.

Why Europractice?
Europractice is a successful asset for the interface with GLOBALFOUNDRIES with the advanced 22nm FDSOI CMOS technology. As a research institute, Fraunhofer EMFT is able to use the expertise of Europractice for the customer support of the libraries installation, devices models, tools versions, and GDS delivery.
MEMSCAP PolyMUMPs

Multiple stages of MEMS and MOEMS device developments using polyMUMPs
Federal University of Minas Gerais (UFMG), OptMAlab - Department of Electrical Engineering, Belo Horizonte, Brazil

Contact: Designers: Vinicius Vecchia, Marina Salmen  
Supervisor: Prof. Dr. Davies William de Lima Monteiro  
E-mail: davies@ufmg.br  
Technology: MEMSCAP PolyMUMPs  
Die size: 10 mm²

Introduction
In this project several and MEMS MOEMS devices have been fabricated. Some are reproductions of well-known designs to serve as benchmarking. Another set of devices are modified versions of the latter aiming at an increase in performance. Yet a third set of structures are novel. The main reason for using PolyMUMPS was to shorten the time-to-prototype development and focus on the design aspects of the devices. Figure 1 shows the layout of the complete chip, that was subdivided into 4 smaller chips. Some of the devices implemented are accelerometers, flow sensors, tilting mirrors, diffraction gratings and several other types of actuators.

Description
Figure 2 shows a modified structure derived from a formerly tested structure[1]. It consists of an array of tilting hexagonal micromirrors, suspended by the residual force between the poly-Si layer and the metal layer on each one of the three arms. Tilting is accomplished by applying an electrical potential between the bottom electrodes and the top mirror surface. Several layouts have been fabricated, each with a different peripheral shape and metal distribution on their supporting arms.

Figure 1 - Layout of the fabricated chip

Figure 2 – Photography of the array consisting of seven tilting micromirrors (top). Layout view of a single tilting micromirror, showing the three diamond shaped electrodes (bottom).

Figure 3 depicts one of the novel designs implemented. This device consists of two juxtaposing square arrays of long metal coated fingers that can be stacked and aligned in or out of phase in relation to each other, thus implementing a variable diffraction grating.

Figure 3- Overall view of the diffraction grating
MEMS PiezoMUMPs

As the PolyMUMPS process allows only metal to be deposited on the top movable poly-Si layer, both arrays must be fabricated using the same layer and some assembling is required to first operate the device and stack the metal layers. This assembly is done by driving the Chevron actuators connected to the linear rack [2]. Additional Chevron actuators are required to serve as a clutch mechanism. This device stands out among most of the MEMS diffraction grating already described in the literature by having the possibility to tune the gap between two adjacent fingers from 3 µm to, theoretically, zero [3]. The implemented device has approximately 300x300 µm of optical usable area.

Why Europractice?
Europractice enables professors, students and academic staff to easily prototype integrated circuits and MEMS devices in a short period of time. Also, Europractice staff offers excellent technical support regarding technology PDK and general guidance regarding the design of the devices.

References

PiezoMUMPS devices for sensing, actuation and energy harvesting
Federal University of Minas Gerais (UFMG), OptMAlab - Department of Electrical Engineering

Contact: Prof. Dr. Davies William de Lima Monteiro; Designer: Felipe Augusto Costa de Oliveira
E-mail: davies@ufmg.br; facdo@hotmail.com
Support: FAPEMIG, CNPq and CAPES
Technology: MEMSCAP PiezoMUMPs
Die size: 11.15 x 11.15 mm

Introduction
A piezoelectric MEMS chip containing several different structures comprising of sensors, filters, resonators and energy harvesters was designed at OptMAlab of the Federal University of Minas Gerais (UFMG). The chip has been successfully fabricated and is currently under test.

Chip description
The full chip with 11.15 x 11.15 mm² (but having only the central 9 x 9 mm available for layout) was LASER sub-diced into four different sub-dies. The chip contains a total of 42 different structures, most of them falling into one of the following categories: cantilever, bridge, surface acoustic wave device (SAW), ring resonator, membrane and double anchored spiral. The chip layout is shown in figure 1 and figure 2 shows a picture of the fabricated chip.

Fig. 1. Full chip layout.
Chip functionality and Results

There were several applications envisioned for the proposed structures and several types of cantilevers, with resonant frequencies ranging from 160 Hz up to hundreds of kHz were fabricated. The SAW devices can be used for high-Q band-pass filter featuring frequency up to 1 GHz. An innovative ring resonator structure was developed, with inner rings that resonate in different frequencies that could be used as multi-band pass filters. The double anchored spiral was simulated with finite element analysis software and the results showed a low frequency resonance and a high sensitivity, having a potential application for ambient vibration sensing. Most of the bridge structures can also be magnetically actuated, by passing an alternating current and using an external magnetic field, having also piezoelectric sensing capabilities and the potential for measuring fluid parameters. A more in-depth study was made for the two largest cantilevers that have a tip mass for increased sensitivity to ambient vibrations and lower resonant frequency. Those structures can be used for vibrational energy harvesting and a few experiments were conducted showing promising results for this application. The bigger cantilever was mechanically excited by a loud speaker, in the measured resonance frequency of 162 Hz and the vibration intensity was measured with an accelerometer, being slightly under 1 g. A variable resistive load was connected to the cantilever and the generated voltage/power was measured as a function of load.

Figure 3 shows the obtained results.

Why Europractice?

It enables the easy prototyping of MEMS devices in a short period of time, with ready and competent technical support regarding the technology design kits, interface with the manufacturers and useful tips during the design phase.

Acknowledgements

The authors would like to thank FAPEMIG, CNPq and CAPES for their support.
Silicon photonic integrated circuit for energy-efficient millimeter-wave generation

Department of Engineering, Aarhus University, Denmark

Contact: Martijn Heck
E-mail: mheck@eng.au.dk
Technology: ISIPP50G – IMEC Si-Photonics (Active platform)
Die size: 5.15 mm x 2.5 mm

Description
Signal generation at higher frequencies, e.g., millimeter-waves for future 5G wireless communication systems, becomes increasingly energy-inefficient for increasing frequency, when electronic solutions are used. Moreover, we are seeing a fiber-wireless convergence, which will favor the transport and processing of such millimeter-wave signals on an optical carrier. This field is called microwave photonics.

Traditionally, photonic systems tended to be bulky, made out of discrete components. Photonic integration offers a path to reduce the footprint, cost and energy consumption of such systems dramatically. Photonic integration is currently widely used commercially for telecommunications and data communications, using material platforms like indium phosphide and silicon. Its use for microwave photonic applications, such as millimeter-wave generation, is currently a topic of very active research.

The ISIPP50G process of imec was used to design and realize a silicon photonic integrated circuit for millimeter-wave generation. In this approach, an external laser is coupled into the circuit and then modulated. The modulator is driven by an external microwave oscillator, at a relatively low frequency, to ensure maximum energy-efficiency of the application.

When the laser light gets modulated, a comb of optical frequencies is created, separated by a frequency spacing equal to the driving oscillator frequency. On the silicon photonic circuit, optical filters then select two of these comb lines, with an integer multiple spacing of the driving frequency. These comb lines are then combined into a single waveguide, creating a beat signal on top of the optical carrier. This light is coupled into an on-chip photodiode, which detects this beat signal and creates an equivalent photocurrent. This can then, e.g., be coupled to an antenna.

In summary, the silicon photonic integrated circuit can multiply microwave input frequencies with a discrete, even factor. In effect it acts like a frequency doubler, quadrupler, etc. Initial feasibility studies show that an integrated microwave photonic approach can be more energy-efficient than a pure electronic approach. Experimental results are ongoing.

Why Europractice?
The photonic integrated circuits group at Aarhus University takes a fabless approach. We rely on foundries to fabricate our designs. This means we can focus on the circuit design, rather than the physical design. In our opinion, that is the only path forward to push photonic integration to higher integration levels, and to applications that will truly benefit the society.

The ISIPP50G process offers the high-bandwidth components that allow us to work on applications in the millimeter-wave range, for future 5G communication systems.

Acknowledgements
We acknowledge support from the Danish Det Frie Forskningsråd under grant number DFF – 4005-00246.
EUROPRACTICE
MEMBERSHIP

The funding requested from the EC is far from sufficient to offer the EUROPRACTICE high quality service to >600 European universities and research institutes. Membership Fees pay for extra staff supporting this requested stimulation activity for academic institutions (not fully paid by the EU). The annual Membership Fee is collected by STFC on behalf of the EUROPRACTICE project partners.

European universities and research institutes can choose from 3 different levels of membership:

1. **Full-IC annual membership: 1.100 €**
   - Allowing full access to all CAD tools, Design Kits and Libraries, MPW fabrication, minicirc runs at reduced prices. This membership fee is split 600 € for the CAD part (including 100 € to administer the membership) and 500 € for the prototyping part.

2. **Software-only annual membership: 600 €**
   - Allowing full access to all the offered CAD tools only.

3. **FPGA-only annual membership: 200 €**
   - Allowing access to FPGA tools only.

The academic user base is averaging around 625 institutes in ~42 countries of Europe, Middle East, Africa and Russia.

---

**EUROPRACTICE MEMBERSHIP LIST PER COUNTRY**

**Algeria**
- A16150 Université Batna 1 Hadj Lakhdar
- A16160 Université des Sciences et de la Technologie Houari Boumediene
- A16170 Université des Sciences et de la Technologie D’Oran Mohamed Boudiaf
- A16180 Université Abou-Bekr Belkaïd Tlemcen
- A16190 Université Yahia Fares de Médéa
- A16200 Université Badji Mokhtar Annaba
- A16210 Université Constantine 1
- A16220 Université de Blida 1
- A16230 École Nationale Polytechnique
- A16270 Université Djillali Liabes

**Austria**
- A00500 Fachhochschule Kärnten
- A13020 Fachochschulstudiengange Oberösterreich
- A13470 Technische Universität Wien Institute of Telecommunications
- A14240 Fachhochschule Technikum Wien
- A14480 Fachhochschule Joanneum
- A15350 Fachhochschule Wiener Neustadt
- A15640 Universität Innsbruck
- A15880 Johannes Kepler Universität Linz - NTHFS
- A15980 Höhere Technische Bundeslehr- und Versuchsanstalt Rankweil
- A35090 Technische Universität Wien
- A36470 Technische Universität Graz
- A38430 Johannes Kepler Universität Linz
- R21070 AIT Austrian Institute of Technology

**Belarus**
- A47630 Belarusian State University of Informatics and Radioelectronics

**Belgium**
- A35651 Université Catholique de Louvain
- A35880 Universiteit Gent
- A37190 Universiteit Antwerpen
- A37210 Vrije Universiteit Brussel
- A37220 Katholieke Universiteit Leuven
<table>
<thead>
<tr>
<th>Country</th>
<th>University Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Belgium</td>
<td>Université de Mons, Université Libre de Bruxelles</td>
</tr>
<tr>
<td>Belgium</td>
<td>R00040 imec</td>
</tr>
<tr>
<td>Belgium</td>
<td>R21440 Studiocentrum voor Kernenergie - Centre d’Etude de l’énergie Nucléaire</td>
</tr>
<tr>
<td>Bulgaria</td>
<td>A40090 Technical University of Sofia</td>
</tr>
<tr>
<td>Croatia</td>
<td>A47680 Sveučilište u Zagrebu</td>
</tr>
<tr>
<td>Croatia</td>
<td>A47920 Sveučilište J.J. Strossmayera</td>
</tr>
<tr>
<td>Cyprus</td>
<td>A48090 Sveučilište u Splitu</td>
</tr>
<tr>
<td>Czech Republic</td>
<td>A40060 Ceske vysoke učeni technické v Praze</td>
</tr>
<tr>
<td>Egypt</td>
<td>A15600 Université Pierre et Marie Curie - L2E</td>
</tr>
<tr>
<td>Czech Republic</td>
<td>A15170 Office National d’Études et de Recherches Aérospatiales - Châlillon</td>
</tr>
<tr>
<td>Denmark</td>
<td>A13030 Røbenhavns Universitet</td>
</tr>
<tr>
<td>Denmark</td>
<td>A13550 Aarhus Universitet</td>
</tr>
<tr>
<td>Denmark</td>
<td>A35060 Aalborg Universitet</td>
</tr>
<tr>
<td>Estonia</td>
<td>A14550 Ain Shams University</td>
</tr>
<tr>
<td>Egypt</td>
<td>A14670 Cairo University</td>
</tr>
<tr>
<td>Egypt</td>
<td>A15090 The German University in Cairo</td>
</tr>
<tr>
<td>Estonia</td>
<td>A15160 The American University in Cairo</td>
</tr>
<tr>
<td>Estonia</td>
<td>A15270 Egypt-Japan University of Science &amp; Technology</td>
</tr>
<tr>
<td>Finland</td>
<td>A16020 Zewail City of Science &amp; Technology</td>
</tr>
<tr>
<td>Estonia</td>
<td>A40110 Tallinna Tehnikool</td>
</tr>
<tr>
<td>Germany</td>
<td>A36312 École Supérieure de Chimie Physique Electronique de Lyon</td>
</tr>
<tr>
<td>Germany</td>
<td>A36410 Atelier Interuniversitaire de Microélectronique</td>
</tr>
<tr>
<td>Germany</td>
<td>A37470 Université de Strasbourg</td>
</tr>
<tr>
<td>Germany</td>
<td>A37590 Aix Marseille Université</td>
</tr>
<tr>
<td>Germany</td>
<td>A37670 Laboratoire de Physique Nucléaire et de Hautes Energies</td>
</tr>
<tr>
<td>Germany</td>
<td>A37710 IMT Atlantique Bretagne-Pays de la Loire</td>
</tr>
<tr>
<td>Germany</td>
<td>A37950 Université Claude Bernard Lyon 1</td>
</tr>
<tr>
<td>Germany</td>
<td>A37980 Université Joseph Fourier</td>
</tr>
<tr>
<td>Germany</td>
<td>A39060 Laboratoire d’Annecy-le-Vieux de physique des particules</td>
</tr>
<tr>
<td>Germany</td>
<td>A39400 Université Clermont Auvergne</td>
</tr>
<tr>
<td>Germany</td>
<td>R00210 Laboratoire d'Analyse et d'Architectures des Systèmes</td>
</tr>
<tr>
<td>Germany</td>
<td>R14140 Laboratoire des sciences de l’ingénieur, de l’informatique et de l’imagery</td>
</tr>
<tr>
<td>Germany</td>
<td>R15140 XLIM Université de Limoges</td>
</tr>
<tr>
<td>Germany</td>
<td>R20490 European Synchrotron Radiation Facility</td>
</tr>
<tr>
<td>Germany</td>
<td>R20810 Station de Radioastronomie de Nançay, Observatoire de Paris</td>
</tr>
<tr>
<td>Germany</td>
<td>R20980 Laboratoire des Plasmas et de Conversion d’Énergie</td>
</tr>
<tr>
<td>Germany</td>
<td>R21010 Laboratoire de Physique et Chimie de l’Environnement et de l’Espace</td>
</tr>
<tr>
<td>Germany</td>
<td>R21020 Synchrotron SOLEIL</td>
</tr>
<tr>
<td>Germany</td>
<td>R21103 Institut Matériaux Microélectronique Nanosciences de Provence</td>
</tr>
<tr>
<td>Germany</td>
<td>R21140 Institut Laue-Langevin</td>
</tr>
<tr>
<td>Germany</td>
<td>R21170 Laboratoire de l’Accélérateur Linéaire</td>
</tr>
<tr>
<td>Germany</td>
<td>R21270 Commissariat à l’énergie atomique et aux énergies alternatives - IFU</td>
</tr>
<tr>
<td>Germany</td>
<td>R21290 Spintronique et Technologie des Composants</td>
</tr>
<tr>
<td>Germany</td>
<td>R21380 Laboratoire de Physique des Plasmas</td>
</tr>
<tr>
<td>Germany</td>
<td>R21410 Laboratoire Leprince-Ringuet</td>
</tr>
<tr>
<td>Germany</td>
<td>R21420 Office National d’Etudes et de Recherches Aérospatiales - Toulouse</td>
</tr>
<tr>
<td>Germany</td>
<td>R21560 Office National d’Etudes et de Recherches Aérospatiales - Toulouse</td>
</tr>
<tr>
<td>Germany</td>
<td>R21690 Institut de recherche en astrophysique et planétologie</td>
</tr>
<tr>
<td>Germany</td>
<td>R22060 Institut d’Astrophysique Spatiale</td>
</tr>
<tr>
<td>Germany</td>
<td>R22130 Observatoire de Paris - LESIA</td>
</tr>
<tr>
<td>Germany</td>
<td>R22190 Laboratoire des Sciences de L’Information et des Sciences</td>
</tr>
<tr>
<td>Germany</td>
<td>R22210 Centre de Microélectronique OMEGA</td>
</tr>
<tr>
<td>Germany</td>
<td>R22220 Commissariat à l’énergie atomique et aux énergies alternatives - LETI DACLE</td>
</tr>
<tr>
<td>Germany</td>
<td>R22240 Le Laboratoire PROcédas, Matériaux et Énergie Solaire</td>
</tr>
<tr>
<td>Germany</td>
<td>R22280 Institut de Recherche sur les Composants logiciels et matériels pour l’Information et la Communication Avancée</td>
</tr>
<tr>
<td>Germany</td>
<td>R22310 Grand Accélérateur National d’Ions Lourds</td>
</tr>
<tr>
<td>Germany</td>
<td>R22360 Institut de Recherche et Technologie Antoine de Saint Exupéry</td>
</tr>
<tr>
<td>Germany</td>
<td>R22380 Laboratoire de Génie Electrique et Electronique de Paris</td>
</tr>
<tr>
<td>Germany</td>
<td>R23850 Laboratoire de l’Accélérateur Linéaire</td>
</tr>
<tr>
<td>Germany</td>
<td>R38290 Laboratoire de l’Intégration du Matériel au Système</td>
</tr>
<tr>
<td>Code</td>
<td>Institution Name</td>
</tr>
<tr>
<td>----------</td>
<td>-------------------------------------------------------</td>
</tr>
<tr>
<td>A37810</td>
<td>Rheinisch-Westfälische Technische Hochschule Aachen -</td>
</tr>
<tr>
<td>A37820</td>
<td>Hochschule Aalen</td>
</tr>
<tr>
<td>A37920</td>
<td>Hochschule Ravensburg-Weingarten</td>
</tr>
<tr>
<td>A37930</td>
<td>Hochschule Mannheim</td>
</tr>
<tr>
<td>A38010</td>
<td>Hochschule Heilbronn</td>
</tr>
<tr>
<td>A38030</td>
<td>Hochschule Darmstadt</td>
</tr>
<tr>
<td>A38060</td>
<td>Ruhr-Universität Bochum</td>
</tr>
<tr>
<td>A38090</td>
<td>Otto-von-Guericke-Universität Magdeburg</td>
</tr>
<tr>
<td>A38220</td>
<td>Universität Siegen</td>
</tr>
<tr>
<td>A38240</td>
<td>Technische Universität Ilmenau</td>
</tr>
<tr>
<td>A38340</td>
<td>Technische Universität Chemnitz</td>
</tr>
<tr>
<td>A38390</td>
<td>Ruprecht-Karls-Universität Heidelberg - Mannheim</td>
</tr>
<tr>
<td>A38550</td>
<td>Ostfalia Hochschule für angewandte Wissenschaften</td>
</tr>
<tr>
<td>A38650</td>
<td>Fachhochschule Dortmund</td>
</tr>
<tr>
<td>A38890</td>
<td>Rheinische Friedrich-Wilhelms-Universität Bonn</td>
</tr>
<tr>
<td>A38940</td>
<td>Ernst-Abbe-Fachhochschule Jena</td>
</tr>
<tr>
<td>A39000</td>
<td>Technische Hochschule Mittelhessen - Giessen</td>
</tr>
<tr>
<td>A39130</td>
<td>Universität Stuttgart</td>
</tr>
<tr>
<td>A39220</td>
<td>Universität Rostock</td>
</tr>
<tr>
<td>A39250</td>
<td>Ruprecht-Karls-Universität Heidelberg - Heidelberg</td>
</tr>
<tr>
<td>A39260</td>
<td>Albert-Ludwigs-Universität Freiburg</td>
</tr>
<tr>
<td>A39320</td>
<td>Jade Hochschule</td>
</tr>
<tr>
<td>A39330</td>
<td>Hochschule Reutlingen</td>
</tr>
<tr>
<td>A39340</td>
<td>Martin-Luther-Universität Halle-Wittenberg</td>
</tr>
<tr>
<td>A39460</td>
<td>Christian-Albrechts-Universität zu Kiel</td>
</tr>
<tr>
<td>A39580</td>
<td>Hochschule Osnabrück</td>
</tr>
<tr>
<td>A39640</td>
<td>Friedrich-Schiller-Universität Jena</td>
</tr>
<tr>
<td>A39770</td>
<td>Universität zu Lübeck</td>
</tr>
<tr>
<td>A40150</td>
<td>Max-Planck-Institut für Physik</td>
</tr>
<tr>
<td>R20300</td>
<td>Institut für Mikroelektronik- und Mechatronik - Systeme</td>
</tr>
<tr>
<td>R20310</td>
<td>Deutsches Elektronen-Synchrotron</td>
</tr>
<tr>
<td>R20460</td>
<td>Institut für Mobil- und Satellitenfunktechnik GmbH</td>
</tr>
<tr>
<td>R20510</td>
<td>IHP GmbH - Leibniz-Institut für innovative Mikroelektronik</td>
</tr>
<tr>
<td>R20720</td>
<td>Oldenburger Forschungs- und Entwicklungsinstitut für</td>
</tr>
<tr>
<td>R20880</td>
<td>Informatik-Werkzeuge und -Systeme</td>
</tr>
<tr>
<td>R20890</td>
<td>Fraunhofer-Institut für Siliziumtechnologie</td>
</tr>
<tr>
<td>R20900</td>
<td>Fraunhofer-Institut für Biomedizinische Technik</td>
</tr>
<tr>
<td>R20920</td>
<td>Fraunhofer-Institut für Integrierte Schaltungen -</td>
</tr>
<tr>
<td>R20930</td>
<td>Fraunhofer-Institut für Integrierte Schaltungen -</td>
</tr>
<tr>
<td>R21050</td>
<td>Max-Planck-Institut für Chemie</td>
</tr>
<tr>
<td>R21060</td>
<td>Forschungszentrum Jülich</td>
</tr>
<tr>
<td>R21090</td>
<td>Fraunhofer Heinrich-Hertz-Institut</td>
</tr>
<tr>
<td>R21120</td>
<td>Max-Planck-Institut für extrarradiale Physik</td>
</tr>
<tr>
<td>R21150</td>
<td>Physikalisch-chemische Bundesanstalt - Braunschweig</td>
</tr>
<tr>
<td>R21220</td>
<td>Fraunhofer-Institut für Integrierte Systeme und</td>
</tr>
<tr>
<td>R21260</td>
<td>Hochschule für Technik und Wirtschaft Dresden</td>
</tr>
<tr>
<td>R21310</td>
<td>Fraunhofer-Institut für Photonic Mikrosystem</td>
</tr>
<tr>
<td>R21320</td>
<td>Fraunhofer-Institut für Solare Energieysteme</td>
</tr>
<tr>
<td>R21510</td>
<td>Deutsches Zentrum für Luft- und Raumfahrt - Berlin</td>
</tr>
<tr>
<td>R21530</td>
<td>Deutsches Zentrum für Luft- und Raumfahrt - Bremen</td>
</tr>
<tr>
<td>R21540</td>
<td>Max-Planck-Institut für biophysikalische Chemie</td>
</tr>
<tr>
<td>R21560</td>
<td>Deutsches Zentrum für Luft- und Raumfahrt IB - Berlin</td>
</tr>
<tr>
<td>R21610</td>
<td>Helmholtz-Zentrum Berlin für Materialien und Energie</td>
</tr>
<tr>
<td>R21620</td>
<td>Fraunhofer-Einrichtung für Angewandte und Integrierte</td>
</tr>
<tr>
<td>R21630</td>
<td>Fraunhofer-Institut für Zerstorungsfreie Prüfverfahren</td>
</tr>
<tr>
<td>R21650</td>
<td>Fraunhofer-Institut für Hochfrequenzphysik und Radartechnik</td>
</tr>
<tr>
<td>R21660</td>
<td>Fraunhofer-Einrichtung für Systeme der Kommunikationstechnik</td>
</tr>
<tr>
<td>R21770</td>
<td>Konrad-Zuse-Zentrum für Informationstechnik Berlin</td>
</tr>
<tr>
<td>R21780</td>
<td>Deutsches Zentrum für Luft- und Raumfahrt - Westling</td>
</tr>
<tr>
<td>Country</td>
<td>University/Institute</td>
</tr>
<tr>
<td>---------</td>
<td>---------------------</td>
</tr>
<tr>
<td>Ghana</td>
<td>Kwame Nkrumah University of Science &amp; Technology</td>
</tr>
<tr>
<td>Greece</td>
<td>University of Ioannina</td>
</tr>
<tr>
<td></td>
<td>Technological Educational Institute of Crete</td>
</tr>
<tr>
<td></td>
<td>National Technical University of Athens</td>
</tr>
<tr>
<td></td>
<td>Aristotle University of Thessaloniki</td>
</tr>
<tr>
<td></td>
<td>National and Kapodistrian University of Athens</td>
</tr>
<tr>
<td></td>
<td>University of Pavia</td>
</tr>
<tr>
<td></td>
<td>Technical University of Crete</td>
</tr>
<tr>
<td></td>
<td>Demokritos, National Center for Scientific Research</td>
</tr>
<tr>
<td></td>
<td>Foundation for Research and Technology Hellas</td>
</tr>
<tr>
<td>Hungary</td>
<td>Budapesti Muszaki és Gazdaságtudományi Egyetem</td>
</tr>
<tr>
<td></td>
<td>Pázmány Péter Katolikus Egyetem</td>
</tr>
<tr>
<td></td>
<td>Magyar Tudományos AkadémiaATOMKI</td>
</tr>
<tr>
<td>Ireland</td>
<td>Cork Institute of Technology</td>
</tr>
<tr>
<td></td>
<td>Institute of Technology, Carlow</td>
</tr>
<tr>
<td></td>
<td>University College Cork</td>
</tr>
<tr>
<td></td>
<td>Trinity College Dublin</td>
</tr>
<tr>
<td></td>
<td>University of Limerick</td>
</tr>
<tr>
<td></td>
<td>Institute of Technology, Tallaght</td>
</tr>
<tr>
<td></td>
<td>Tyndall National Institute</td>
</tr>
<tr>
<td></td>
<td>Dublin Institute for Advanced Studies</td>
</tr>
<tr>
<td>Israel</td>
<td>Technion - Israel Institute of Technology</td>
</tr>
<tr>
<td></td>
<td>Ben-Gurion University of the Negev</td>
</tr>
<tr>
<td></td>
<td>Bar-Ilan University</td>
</tr>
<tr>
<td></td>
<td>Or Braude College of Engineering</td>
</tr>
<tr>
<td></td>
<td>Tel-Aviv University</td>
</tr>
<tr>
<td></td>
<td>Kinneret College on the Sea of Galilee</td>
</tr>
<tr>
<td></td>
<td>Holon Institute of Technology</td>
</tr>
<tr>
<td></td>
<td>Jerusalem College of Technology</td>
</tr>
<tr>
<td>Italy</td>
<td>Università Politecnica delle Marche</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Modena e Reggio Emilia - Modena</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Siena</td>
</tr>
<tr>
<td></td>
<td>Università della Calabria</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Perugia</td>
</tr>
<tr>
<td></td>
<td>Università di Bologna - DEIS</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Napoli Federico II - DIETI</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Brescia</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi Mediterranea di Reggio Calabria</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Verona</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Milano</td>
</tr>
<tr>
<td></td>
<td>Università del Salento</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Bergamo</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Udine</td>
</tr>
<tr>
<td></td>
<td>Università degli studi di Napoli Federico II - Dipartimento di Fisica</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Trento</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Milano-Bicocca</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Salerno</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Modena e Reggio Emilia - Reggio Emilia</td>
</tr>
<tr>
<td></td>
<td>Scuola Superiore di Studi Universitari e di Perfezionamento Sant'Anna</td>
</tr>
<tr>
<td></td>
<td>Università Degli Studi di Cassino e del Lazio Meridionale</td>
</tr>
<tr>
<td></td>
<td>Università di Bologna - Department of Electrical, Electronic, and Information Engineering &quot;Guglielmo Marconi&quot; (Cesena)</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Roma Tre</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Parma</td>
</tr>
<tr>
<td></td>
<td>Politecnico di Torino</td>
</tr>
<tr>
<td></td>
<td>Università di Pisa</td>
</tr>
<tr>
<td></td>
<td>Politecnico di Milano</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Genova</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Firenze</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Pavia</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Catania</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Ferrara</td>
</tr>
<tr>
<td></td>
<td>Politecnico di Bari</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Torino</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Roma &quot;La Sapienza&quot;</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Padova</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi dell'Aquila</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Firenze</td>
</tr>
<tr>
<td></td>
<td>Università degli Studi di Cagliari</td>
</tr>
<tr>
<td></td>
<td>Fondazione Bruno Kessler</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Genova</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Pisa</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Roma</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Roma II</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Bologna</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Trieste</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Torino</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Laboratori Nationali di Frascati</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Padova</td>
</tr>
<tr>
<td></td>
<td>Eletta-Sincrotrone Trieste</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Roma III</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Laboratori Nationali di Legnaro</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Milano</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Cagliari</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Bari</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Ferrara</td>
</tr>
<tr>
<td></td>
<td>Istituto Nazionale di Fisica Nucleare, Sezione di Napoli</td>
</tr>
</tbody>
</table>
europractice | list of members

**A39100** Universidad Pública de Navarra
**A39150** Universitat Politècnica de Catalunya - Departamento de Ingeniería Electrónica (Campus Nord)
**A39180** Universitat Rovira i Virgili
**A39300** Escola Universitària Salesiana de Sarrià
**A39390** Universitat Autònoma de Madrid
**A39540** Universitat Carlos III de Madrid
**R00060** CNM - Instituto de Microelectrónica de Barcelona
**R20700** Ikerlan
**R20850** Centro Tecnológico de Telecomunicaciones de Catalunya
**R21230** Instituto de Física Corpuscular
**R21520** Institut de Ciències de L’Espai
**R21550** Institut de Ciències Fotòniques
**R21740** Centro de Investigaciones Energéticas, Medioambientales y Tecnológicas
**R21910** Centro de Acústica Aplicada y Evaluación No Destructiva
**R22100** Centro Nacional de Supercomputación, Barcelona

**Sweden**
**A00260** Luleå tekniska universitet
**A13720** Uppsala universitet
**A37330** Linköpings universitet
**A37370** Lund universitet
**A38180** Kungliga Tekniska högskola
**A38670** Chalmers Tekniska högskola
**A39840** Mittuniversitetet
**R20690** Acreo Swedish ICT AB
**R20910** Totalforsvarets forskningsinstitut FOI
**R21990** European Spallation Source
**R22050** Institutet för Rydbergfysik
**R22140** European Spallation Source ESS AB

**Switzerland**
**A05000** Scuola Universitaria Professionale della Svizzera Italiana
**A12730** École Polytechnique Fédérale de Lausanne - Laboratoire de Physique des Hautes Energies
**A12920** Universität Zürich
**A13090** Università della Svizzera Italiana
**A13630** Université de Genève
**A13760** Hochschule Luzern
**A14780** École d’Ingénieurs et d’Architectes de Fribourg
**A14930** Haute École Spécialisée de Suisse Occidentale
**A15050** Haute Ecole d’Ingénierie et de gestion du canton de Vaud
**A15480** Universität Basel
**A15530** Université Bern
**A36110** École Polytechnique Fédérale de Lausanne - Microelectronics Systems
**A37340** École Polytechnique Fédérale de Lausanne - Neuchâtel
**A38100** Hochschule für Technik Rapperswil
**A38310** Eidgenössische Technische Hochschule Zürich
**A38410** Berner Fachhochschule
**A38800** Eidgenössische Technische Hochschule Zürich - Basel
**A39760** Hautes Études Suisse d’Ingénierie et d’Architecture Physique des Hautes Energies
**A39820** Fakultät für Technik Ruhrberg
**R22100** Centro Nacional de Supercomputación, Barcelona

**The Netherlands**
**A00170** Universiteit Twente - CAES
**A12010** Vrije Universiteit Amsterdam
**A12650** Radboud Universiteit Nijmegen
**A14510** Rijksuniversiteit Groningen
europractice | list of members

**A15420** Erasmus Universitair Medisch Centrum Rotterdam
**A15620** Stenden Hogeschool
**A15960** Universiteit van Amsterdam
**A35491** Universiteit Twente - Electrical Engineering
**A35701** Technische Universiteit Delft
**A38050** Technische Universiteit Eindhoven
**R00280** Nikhef
**R20370** TNO-FEL
**R20430** European Space Agency - ESTEC Microelectronics
**R20520** ASTRON Netherlands Foundation for Research in Astronomy
**R20540** European Space Agency - ESTEC Payload Technology
**R21200** Stichting imec Nederland
**R21250** SRON Netherlands Institute for Space Research
**R21820** Stichting INCAS3

**Tunisia**
**A12930** École Nationale d'ingénieurs de Sfax
**A15300** École Nationale d'ingénieurs de Tunis

**Turkey**
**A13010** Sabanci Üniversitesi
**A13530** TC Kocaeli Üniversitesi
**A14250** Istanbul Sehir University
**A15610** Istanbul Sehir University
**A15870** Istanbul Bilgi Universitesi
**A15970** Yıldırım Beyazıt Üniversitesi
**A16250** Istanbul Medipol Üniversitesi
**A16280** Adana Bilim ve Teknoloji Üniversitesi
**A16430** Istanbul Teknik Üniversitesi
**A16580** Yıldırım Beyazıt Üniversitesi

**United Kingdom**
**A12260** University of Dundee
**A12480** University of Bath
**A12860** Glasgow Caledonian University
**A13480** Imperial College London
**A13510** Royal Holloway University of London
**A13520** University College London
**A13620** University of Manchester Jodrell Bank Observatory
**A14030** Staffordshire University
**A14580** University of Lincoln
**A14760** University of Leicester
**A14980** Queen Mary College of London
**A15390** The Open University
**A15410** University of Hull
**A15440** University of Essex
**A15470** University of Sheffield
**A15520** University of Northumbria at Newcastle
**A15630** University of Kent
**A15780** University of Cambridge
**A15920** University of Bradford
**A16090** University of Ulster
**A16120** University of Strathclyde
**A16280** Brunel University
**A16341** University of Liverpool
**A16342** Liverpool John Moores University
**A17300** University of Birmingham
**A17320** University of Oxford
**A17340** University of Huddersfield
**A17420** University of Edinburgh
**A17430** University of the West of England
**A17490** Queen's University of Belfast
**A17570** University of Surrey
**A17600** University of Hertfordshire
**A17610** University of Southampton
**A17630** University of Warwick
**A17660** Swansea Metropolitan University
**A17730** University of Leeds
**A17780** University of South Wales
**A17840** University of Durham
**A17870** Swansea University
**A17900** Manchester Metropolitan University
**A18040** Oxford Brookes University
**A18450** Loughborough University
**A18810** University of York
**A19440** University of Glasgow
**A19450** Aston University
**A19650** University of Salford
**A19950** University of Bedfordshire
**A20050** STFC Rutherford Appleton Laboratory
**A20060** STFC Daresbury Laboratory
**A20950** Diamond Light Source
**A22030** STFC UK Astronomy Technology Centre
**A22090** Culham Centre for Fusion Energy

**Ukraine**
**A47610** National Technical University of Ukraine “Igor Sikorsky Kyiv Polytechnic Institute”

**United Arab Emirates**
**A15800** Heriot-Watt University - Dubai
**A16120** Abu Dhabi University
For enquiries about EUROPrACTICE academic membership, design tools and training courses, please contact the Microelectronics Support Centre, STFC Rutherford Appleton Laboratory, on:

E-mail: MicroelectronicsCentre@stfc.ac.uk
Tel: +44 (0)1235 44 5327

Contact Persons at

**General information:**
Romano Hoofman (general)
Tel: +32 (0) 16 283865
E-mail: mpc@imec.be

Paul Malisse (operational)
Tel: +32 (0) 16 281272
E-mail: epsec@imec.be

Wendy Fannes (legal)
Tel: +32 (0) 16 281571
E-mail: epumc@imec.be

**ON Semiconductor:**
Greta Milczanowska
Tel: +32 (0) 16 281274
E-mail: Greta.Milczanowska@imec.be

**ams Technologies:**
Steve Mattheus
Tel: +32 (0) 16 283810
E-mail: ams_support@imec.be

**UMC Technologies:**
Erwin Deumens
Tel: +32 (0) 16 281930
E-mail: epumc@imec.be

**TSMC Technologies:**
Tobias Vanderheenst
Tel: +32 (0) 16 287889
E-mail: eptsmc@imec.be

**X-FAB Technologies:**
Pieter Claes
Tel: +32 (0) 16 288770
E-mail: epxfab@imec.be

**MEMS Technologies:**
Dieter Bode
Tel: +32 (0) 16 288610
E-mail: epmems@imec.be

**Silicon Photonics Technologies:**
Dieter Bode
Tel: +32 (0) 16 288610
E-mail: epsiphot@imec.be

Contact Persons at

**Fraunhofer IIS:**
Thomas Drischel
Tel: +49 (0)9131 776-4463
E-mail: virtualasic@iis.fraunhofer.de

**ams Technologies:**
Wolfgang Marxer
Tel: +49 (0)9131 776-4423
E-mail: virtualasic@iis.fraunhofer.de

**IHP Technologies:**
Elvira Liandres
Tel: +49 (0)9131 776-4464
E-mail: virtualasic@iis.fraunhofer.de

**GLOBALFOUNDRIES Technologies:**
Vikas Vijaya Kumar
Tel: +49 (0)9131 776-4418
E-mail: virtualasic@iis.fraunhofer.de
This project has received funding from the European Union’s H2020 for research, technological development and demonstration under grant agreement N° 688226.

This funding is exclusively used to support European universities and research laboratories.
All information for MPW runs schedule, prices, etc. is available on-line on our WEB site

www.europractice-ic.com

Design tools are available to Academic Institutions and publicly funded Research Laboratories in the EMEA region. More information can be obtained on our WEB site

www.europractice.stfc.ac.uk

For more information, please contact one of the EUROPRACTICE service centers.

**STFC**

Microelectronics Support Centre – EUROPRACTICE EDA tools and training office
p.a. Dr. J.A. McLean
Rutherford Appleton Laboratory
Didcot, Oxfordshire, OX11 0QX, United Kingdom
Tel: +44 (0)1235 44 5327
E-mail: MicroelectronicsCentre@stfc.ac.uk
http://www.europractice.stfc.ac.uk

**imec**

General EUROPRACTICE IC office & IC Manufacturing Center
p.a. P. Malisse
Kapeldreef 75
B3001 Leuven, Belgium
Tel: +32 16 281272
E-mail: mpc@imec.be
http://www.europractice-ic.com

**Fraunhofer IIS**

IC Manufacturing Center
p.a. T. Drischel
Am Wolfsmantel 33
D-91058 Erlangen, Germany
Tel: +49 9131 776 4463
E-mail: virtual-asic@iis.fraunhofer.de
http://www.iis.fraunhofer.de/asic/svasic

This project has received funding from the European Union’s H2020 for research, technological development and demonstration under grant agreement N° 688226. This funding is exclusively used to support European universities and research laboratories.